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INVESTIGATION OF NEW CONCEPTS
OF ADAPTIVE DEVICES
by
H. A. Richard Wegener
Sperry Rand Research Center
SECTION I
SUMMARY
This report describes the work done during the first year of this
contract, which deals with a new memory device developed at the Sperry Band
Research Center.. This memory device is an IGFET whose threshold voltage can
be increased or decreased reproducibly by applied voltage pulses. The amount
of change depends on the amplitude and duration of the pulse, and the direc-
tion of the change depends on the polarity of the pulse. This property makes
this transistor the first semiconductor device that permits electrically
alterable, nonvolatile storage of information.
The investigation of this device has led to the establishment of
typical operating parameters of the storage function: roughly a ^- 5 V thresh-
old change for writing voltage pulses of the order of f 30 to t 60 V. typical
write-in times of the order of 10- 2 to 10-4 seconds (with 10 -6 secondt possi-
ble), and storage times of the order of several months observed (and many years
storage expected from extrapolations of data).
The theory of operation is based on the model of a dielectric that
has two regions of different conductivity. The conductivity of one of these
regions must he highly nonlinear with respect to applied field. This require-
ment make; silicon nitride highly useful in this structure. This proposed
model has been tested in its most important features: it successfully explained
the experimental data obtained in special structures built for this purpose.
Based on this model, the equivalent circuit of the storage element
has been determined and applied as an analog computer. This analog circuit
has been successful in measuring details of current transients during ch,.rg-
ing and in the location of the charges stored on the dielectric of the memory
element.
In a sepnrate stady, different means for forming the memory elements
were studied. These results are also reported.
Finally a description of the memory element in an adaptive circuit,
a "Learning Machine" called "Student-001", is presented.
In all, this work confirms the initial expectation that the new
memory element would be a unique nonvolatile, linearly adaptive, digital storage
element that, moreover, can be incorporated in large -scale integrated circuits.
1
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It is recommended that future work be done on the factors that in-
fluence the current density and field relationships of the thin film dielectrics
used in the gate of this device. The properties of the surfaces occurring
in this multilayer structure will also require further attention. The deter-
mination and control of the distribution of charges in the dielectric is
another important area of future study. Finally, the use of the new devices
as a sensor of light is recommended.
SECTION II
INTRODUCTION AND BACKGROUND
A. STATEMENT OF WORK
The contract work statement reads as follows. The contractor shall
supply the necessary personnel, facilities, services i :and materials to accom-
plish the work set forth below:
Item 1 - Investigate and determine the feasibility of a proposed new adap-
tive device, which is to permit switching between two or more sets
of electrical characteristics,. and to develop such devices in a
form compatible with semiconductor devices and integrated circuits.
While two-terminal devices are acceptable at present, the possibil-
ity of expansion to three-terminal (active) structures is desir-
able (e.g., devices switchable between two or more voltage-current
characteristics). Constrainis on the means -f switching betweer_
modes are simply that it be consistent with simple circuitry; plus
the basic consideration that device applications are enhanced to
the degree that switching can be accomplished in a short time with
low power. No power should be consumed in maintaining any of the
possible states of the device. These sates should be stable over
as wide a range of current and voltage as possible. It is also
desirable that device operation be relatively unchanged over a sub-
stantial frequency spectrum.
Although operation in the range 300 0 - 4000K is ultimately
desired, early feasibility studies at other, more convenient tem-
peratures may also be useful.
Item 2 - Construct, test, and characterize such devices, particularly in
terms of impedance and transfer functions (as appropriate), cur-
rent-voltage characteristics, and mode-switching parameters —time,
current, etc. Both theoretical and experimental studies of tem-
perature sensitivity, radiation tolerance, and noise behavior
should be conducted.
Item 3 - Relate device characteristics to potential circuit applications,
indicating those areas in which the adaptive device should he most
competitive.
Item 4 - Predict the ultimate practical and theoretical parameters and limi-
tations of the devices, indicating possible compromises between dif-
ferent characteristics. This is to include consideration of opti-
mum fabrication processes.
B. CHOICE OF DEVICE
At the outset of this contract a number of devices had been reported
which had characteristics suggestive of their use as adpative devices. However, 	 3
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they all possessed limitations which barred them from consideration for real
electronic systems. Three representative examples are the memistor, the fer-
roelectric field-effect device (FEFED) and the flexode.
The memistor makes use of an electrochemical plating process to alter
the resistance of a conductive bar. The device is slow, poorly suited to cir-
cuit integration, and deteriorates with time.
The FEFED consists of a ferroelectric layer over a semiconductor,
where remanent surface polarization of the ferroelectric material modulates the
channel depth in the semiconductor and thereby controls the two-terminal resis-
tive properties. Due to the refractory nature of known ferroelectric materials,
reported efforts to make FEFED's require that the devices be structured with the
ferroelectric material as the substrate and that poorly controlled semiconduc-
tors, such as tellurium, be deposited thereon. These FEFED's exhibited fairly
rapid decay of stored information at normal temperatures (300 0K), and destruc-
tive decomposition at temperatures not far above this. Other drawbacks of the
FEFED are its lack of suitability for eventual three-terminal operation and a
fabrication process which differs markedly from standard processes used in the
manufacture of integrated circuits.
The flexode utilizes impurity ion drift to --ontrol junction parameters.
This drift is obtained by the application of an electric field. Although the
construction seems suited to manufacture by processes similar to those used for
standard integrated circuits, the time constant associated with the control ele-
ment is long and would allow only limited use in applications of interest.
A new type of adaptive device had been developed concurrently at the
Sperry Rand Research Center as an outgrowth of a program on the development of
a silicon nitride-silicon planar device technology. This new device, which we
designated the SINS variable threshold transistor (MNS-VTT), offered numerous
advantages in performance, fabrication ease, and general utility over any device
previously considered.
The MNS-VTT is an insulated-gate field-effect transistor fabricated by
silicon nitride planar techniques. The distinguishing f^ature of the device is
that it p^ssesses an electrically alterable threshold voltage. The alteration
is achieved by the application of a voltage pulse of short duration to the tran-
sistor gate dielectric, a specially prepared silicon nitride layer. In effect,
the alteration in threshold voltage changes the electrical operating point of
the device in a controllable way.
Our data indicated that the altered threshold value persisted for times
of the order of months, both under normal electrical operating conditions and at
elevated temperatures. Neither electrostatic potential nor power expenditure was
required to maintain the stored information. Both positive and negative shifts
in threshold voltage could be reversibly obtained within fractions of a second,
	 j
and switching between extreme threshold values for several million cycles had
been obtained without device degradation.
The device had also been used for both digital and analog circuits.
Thus, the MNS-VTT was the first nonvolatile semiconductor memory element that
4
could be incorporated on the same chip with other semiconductor devices. As
such, it was recognized as an extremely important addition to the catalog of
semiconductor devices and integrated circuit techniques.
The characteristics of the new MNS-VTT developed at the Sperry Rand
Research Center indicated quite clearly that it was superior in electrical per-
formance to all previously described devices Intended for adaptive applications.
Its importance in the digital field was potentially even greater. It was there-
fore natural that all efforts under this contract should be concentrated on fur-
ther advancing the understanding and the technology of the MNS-VTT. The start-
ing point of this; work, the state of knowledge at the beginning of the contract,
is described in the next section.
C. BACKGROUND
1. MNS Capacitor Behav_or
By way of introduction, it will be convenient to consider the voltage
behavior of a metal-nitride-silicon (MNS) capacitor structure. The MNS st,-uc-
ture is shown in Fig. 1. A qualitative picture of how the capacitance varies
with the bias applied to the metal electrode may be had by considering the
behavior of the majority and minority carriers. For simplicity, assume that
the semiconductor is p-type silicon. If a large negative bias is applied to
the metal field plate, holes will be attracted to the silicon surface, which,
with the large accumulation of majority carriers, will then behave much like
a metal. The capacitance measured is that of the insulator layer alone. Now
if a small positive bias is applied, holes are repelled, forming a region at
the silicon surface that is depleted of majority carriers. The effective width
of the dielectric will now be increased by this depletion region, and the meas-
ured capacitance will begin to decrease. A further increase in positive bias
will further deplete the surface region and cause an additional decrease in
capacitance. However, at some large positive bias there will be an appreciable
accumulation of minority carriers at the interface. At this point the depletion
regio p
 width will approach a maximum, and electrons will begin to form an inver-
sion region at the interface. If the lifetime of the minority carriers is such
that they can follow the applied frequency, the capacitance will rise, eventu-
ally approaching the original capacitance due to the insulator only. If the
minority carriers cannot follow the frequency of the applied signal, th-en the
capacitance will approach a minimum value and finally become independent of volt-
age. This behavior is shown in Fig. 1(b). In practice, it was found that MNS
capacitors could be made which conformed to the ideal capacitance-voltage (C-V)
behavior. However, under a special set of processing conditions, an unusual
hysteresis effect could be obtained.
For these YNS capacitors, with their special processing history, we found
that successive trices on a C-V plotter showed the curve displaced from immedi-
ately preceding ones. Holding the voltage on the capacitor at either the posi-
tive or the negative extremes of the voltage ramp for some time resulted in maxi-
mum displacements of the C-V plot. These plots were quite reminiscent of polari-
zation and other instabilities that had been reported for MOS structures. By
further investigation and control of the process technology, we were able to
produce MNS structures that displayed controllable amounts of hysteresis.
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In Fig. 2, we show the X-Y plot of three such FINS structures, all using
10 0-cm. n-type silicon, but processed in different ways. It is clear that the
MINS capacitors in Fig. 2(a) show no hysteresis at all. This device is therefore
suitable when stable characteristics are desirable. In Fig. 2(b), we show the
intermediate case 3f a C4 plot of another WNS capacitor which shows some small
amount of hysteresis. Finally, in Fig. 2(c), we find a large hysteresis curve
ind'cating the potential sensitivity of the effect. Such hysteresis is the basic
characteristic of a device with long-term information storage capabilities. As
such, it is similar to the B vs H curve of a magnetic material or the polariza-
tion curve of a ferroelectric. It is clear that in the MNS capacitors shown in
Figs. 2(b) and (c) we have memory devices that can be operated electrostatically.
The C-V hysteresis plots can be divided into two types: In the first
category are 4INS structures which show shifts in characteristics which are mono-
tonically related to the differEnce between the applied voltage and the inversion
voltage that the device happens to have at the moment. in the second type of
structure, shifts in the C-L' plot only occur when some threshold level of volt-
age has been exceeded. The first characteristic is most interesting if the device
is to be used in analog applications. However, its sensitivity to noise and small
shifts in signal power 'evel make it of dubious value for digital applications.
The second type of characteristic is clearly of greatest importance in the digi-
tal field. In our prior work the digital-type device has been most extensively
investigated. In the following section, we describe in some detail the results
that have been observed.
2. %INS Capacitor Storage Phenomena
These capacitors were fabricated on n-type silicon wafers with resistivi-
ties of either 3 or 10 -cm. The slices were first cleaned in organic and inor-
ganic solvents. Then they were chemically polished in a mixture of hydrofluoric
and nitric acid. A layer cf silicon nitride a pproximately 2000 4 thick was
deposited pyrolytically on each of the cleaned wafers. Aluminum was then evapo-
rated through a metal mask with 10 mil diameter openings to form the field plates.
The back contact was formed by another aluminum evaporation. The capacitors were
often diced and mounted on headers, but in most cases the measurements were made
on the full slices by means of a probe.
The initial study of these structures utilized voltage ramps or steps
of indefinite duration to produce data similar to that shown in Fig. 2. How-
ever, it was obvious that more detailed information could be obtained through
the use of voltage pulses whose amplitude, duration, and number could be varied.
Accordingl y , C-i characteristics were measured on an X-Y recorder following a
controlled pulse treatment. A typical set of measurements is shown in Fig. 3.
As a measure of the effects, the variables of the pulse were plotted against the
"inversion voltage" of the NINS capacitors.
	
Physically, this is the voltage at
which minority carriers begin to domirote the charge density at the insulator-
silicon interface; in a C-V plot it is the voltage at which the curve starts to
saturate at the minimum capacitance level.
In tin. 4(a) a plot of pulse duration against the change of the inver-
sion voltage is given. The parameter is the voltage amplitude of the positive
cal
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FIG. ? C-V plots of NINS capacitors produced by holding ramp voltages at +SO V
and -0-0 V for one minute before plotting.
(a) Stable BINS capacitor: no hysteresis.
(b) Variable NINS capacitor: some hysteresis.
(c) Variable NINS capacitor:	 large hysteresis.
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pulse used. It is apparent that the positive pulse has caused a shift towards
a more positive inversion voltage. For the n-type semiconductor this me^ns that
the inversion voltage has become less negative. It is also clear that the shift
has reached a saturation level after about 1 msec pulse duration. Essentially,
no change was induced by pulses of less than +40 V, so that a threshold level
for shifts appears to lie somewhere between +30 and +40 V. By replotting these
data, as in Fig. 4(b), the threshold pulse value necessary for any voltage shift
in the capacitor is brought out more clearly.
The nearly linear increase in inversion voltage with voltage pulse ampli-
tude indicates a potential analog behavior for this form of device. Another form
of analog behavior is shown in Fig. 5. Here the inversion voltage change (AV) is
plotted against the number of positive pulses applied. The result is a clonotonic
increase in AV until a saturation value is reached. The data of Figs. 4 and 5
were obtained with positive pulses. Similar data were obtained using negative
voltage pulses, except that the shift in inversion voltage was in the negative
direction.
For any type of storage or adaptive use, the longevity of information
storage is of concern. To study this effect, a capacitor was shifted to satura-
tion by four pulses of 1 msec duration at -120 V amplitude. The value of the
inversion voltage was then measured as a function of time. Typical results are
shown in Fig. 6. In this particular instance, the voltage decreased from about
-16 V to a value of -1.4 V over the period of about a day.
All the data are representative of the behavior of capacitors from a
given slice. The basic characteristics differed only from slice to slice in a
way which depended on the details of slice processing. The data obtained with
our MNS capacitors indi ate strongly that this device is useful ever, naw as a
memory element that stores information in a nonvolatile manner, that is, removal
of electrical power will not result in loss of information impressed on the
capacitor. However, the simplicity
	 greater flexibility and utility of
Three-terminal active devices prompted our decision to transfer our technique
of making MNS capacitor memory units to the fabrication of MNS variable thresh-
old voltage transis ors (MNS--VTT).
3. MNS-VTT's: The Variable Threshold Transistors
A silicon nitride insulated-gate field-effect transistor GUM can be
regarded as an interacting combination of an MNS capacitor and two reverse
biased p-n junctions. In particular, the same phenomena which determine the
inversion voltage of the capacitor also determine the turn-on or threshold volt-
agge of the transistor. It was therefore expected that the hysteresis and storage
effects observed in the WINS capacitors would also occur in the MNS transistors.
This was indeed found to be the case.
The transistor struct •ire employed was exactly the same as that used in
the fabrication of our standard fixed threshold (i.e., stable) transistors.
Typical dimensions and characteristics are given in Fi.g. 7. The device is a
fairly large p-channel enhancement transistor with a trsnsconductance near
1500 µmho and a threshold voltage of -5 to -6 V. The threshold voltage
11
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FIG. 5 Change in inversion voltage 6V of MNS capacitor with the number of
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characteristics of the transistors were investigated as a function of various
pulse conditions. The threshold voltage (V T ) was measured either by a C-V plot
of the gate-to-substrate MNS capacitor, or, alternatively, by the turn-on char-
acteristic of the transiet:)r with the gate electrode shorted to the drain lead.
The value of ^r was defined as the voltage at the minimu:a capacitance in the
C-V plot or, more or less equivalently, the voltage at which the drain current
had reached a value of 10 Lt.-A.
A plot of voltage pulsp amplitu-te vs induced threshold voltage, VT
is given in (a) and (b) of fig. 8. 	 In Fig. 8(a), the positive amplitude was
varied between 0 and +50 V. The positive pulses were applied after the thresh-
old voltage of the transistor had been set at -10 V by a negative pulse before
each measurement. It is clear from the data that the min i mum pulse level for
a change in VT is near +10 to +20 V. A saturation in the shift occurred for
a pulse length near 100 msec. In Fig. 8(b) the results of similar experiments
with negative pulses are given. Here, resetting was done with a standard posi-
tive pulse before each negative one. The minimum voltage for the change in this
direction appears to be near -5 to -10 V. A plot of V T vs the number of 1 msec
pulses of +50 V amplitude is shown in Fig. 9. The device had been set for a
large negative threshold voltage by a pulse of -50 V.
Preliminar y life tests were taken in order to check how well the device
would stand up under numerous switchings from a high to a low VT . For this
purpose, a squarewave generator was conrected to the gate of a VTT device and
a stripchart recorder was connected in series with the drain of the VTT. A
squarewave voltage of ^ 50 V and about 50 Hz (- 10 msec pulse length) was
employed. A double-pole, double-throw switch was actuated every five minutes to
connect in the drain and fixed gate supplies and switch out the pulse generator.
The stripchart recorder then recorded for 30 sec the drain current for a large
fixed bias on the gate. This current depended on the difference between the
last pulse-impressed threshold voltage and the applied gate voltage. After the
current measuring cycle, the switch reconnected the squarewave genera'or and cut
out the gate and drain bias supplies. In this way, over a twenty-four hour
period maximum and minimum threshold voltages were impressed on the "TT under
test. It was found that, in general, the transistors changed slightly for the
first hour and thereafter maintained a constant mode of switching. This assures
that at a more advanced level of fabrication and testing technology these devices
will have long life.
Another set of tests performed concerned the persistence of the state
impressed on the gate. For this purpose several transistors were switched to
an extreme state by 100 msec pulses of either +50 V or -50 V. They were then
stored at ;oom temperature or at 125 0C with either zero bias or a -5 V bias on
the gate. (These two bias states would be typical of those experienced by a
digital memory device.) Periodic tests were made to ascertain the time depend-
ence of the threshold voltage of the VTT. In Fig. 10, some of these data are
summr)rized. After a change of less than 1 V during the first two hours, the
threshold voltages changed only by minute amounts over the next 120 to 140 hours,
There was no clearcut indication that e ither bias or the 125 0 temperature, or the
combination, had any effect on the persistence of the impressed th_eshold volt-
age. From these data, it could be extrapolated that the digital information
stored in these devices would last for a least 100 days.
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4. Prototype Circuit Use
The MN S-'ITT had been used both in incrementally adaptive (analog) and
digital circuit configurations. 	 In the former application, we demonstrated
the ability to change the threshold in small steps in order to change the level
of the output voltage in the circuit, as shown in Fig. 110), The threshold is
first driven toward 0 V by the application to the gate of a +45 V step. The
gate is then connected to a negative, high voltage pulse train which drives the
threshold in the negative direction. 	 A -10 V bias is maintained at the gate.
This ca!ises the device to have initially a low resistance compared to the
4.3 k;,
 load resistor. As the threshold is driven toward -10 V, the resistance
increases until the device no longer conducts. This occurs when the threshold
voltage is more negative than the applied -10 t gate bias. The output voltage
waveform shown in Fig. 11(b) was obtained with a 20 pps, 2 -sec, -45 V pulse
train.	 Clearly, Ole process is reversible, and with the application of a posi-
ti%e pulse train the sequence of output characteristics will be reversed.
:Another illustration of the 11NS-VTT operating in an analog mode is pro-
vided in Fig. 12. These curves show the I-l' characteristics of the device in
the linear region of operation. Each curve in the family was obtained by puls-
ing the gate threshold voltage to a different level and then sweeping the
source-to-drain voltage over a range while measuring source-drain current.
Throughout all of the sweeps tLe gate-to-source voltage was maintained at a
constant bias level. The device, operating in this manner, may be used as an
adaptive two-terminal element.
In a digital application the %NS-VTT has been used as the storage ele-
ment in an electrically-alterable nondestructive read-out storage system. 	 In
this application, the bit in.. storage is one or zero, depending on whether the
f
	
	 threshold has been set above or below some reference level. Operation ma y be
either as a two- or three-terminal device.
A breadboard four-bit storage element using this principle has been
constructed at SRRC. The circuit is shown in Fig. 13. 	 in the setting mode,
all switches are closed to the left and the appropriate setting voltages are
applied to the control gates. The switches are then returned to the right
and the appropriate cell is interrogated by applying a negative pulse to its
1 input. The output point is common, so that the information appearing at the
output at the time a particular cell is interrogated indicates its contents.
An oscilloscope photograph of the four-b i t memory immediately after
being set to the pattern 0101 is shown in Fig. 14(a). Figure 14(b) shows the
output of the memory after this pattern had been stored for eight hairs with-
out reset at 25'C. During this time the memor y was continuousl y interrogated
at a 200 kHz rate. ThA memor y was then put into a temperature-power c ycle in
which it was elevated to 12:^ oC with 200 kHz interrogation for a period of eight
hours, after t%hich power uas removed and the temperature was lowered to 250C
for a period of it) hours.	 This cycle was repeated three times, still without
resetting the stored information. The output at the end of this period is
shown in Fig. 14(c).
	
It is clear from these results that undegraded storage
has beer, obtained over an extended perioa of time.
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FIG. 11 (a) Circuit used to demonstrate incremental threshold variation.
(b) Output voltage waveform with incremental threshold variation.
Vertical scale: 2 V/div.; horizontal scale: 0.2 sec/div.
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FIG. 13 Ciicuit of four-bit digital storage unit.
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5. Physical Model
The change in the C-V characteristic found in the N1NS capacitor struc-
ture is clearly due to the change in the charge distribution between its two
plates. The characteristic suffers a displacement along the voltage axis only,
with no distortion in its shape. Therefore, it can be concluded that surface
states on the silicon are not taking part in this change. In silicon oxide
010S) structures, changes of this sort have been found in connection with the
motion of ionic charges such as Na -^_ or H+. The rapidity of the changes in the
MNS capacitor makes this unlikely. In phosphorus-glass/oxide structures the
cause of change could have been the polarization of PO4 Na + dipoles. However,
no combinations of such ionic species exist in silicon nitride, nor are they
likely to in th.s non-ionic material. Finall y , the persistence of the polar-
ization in silicon oxide is very short compared to the persistelice found in
silicon nitride. It is therefore probable that the effects -rise from charge
distributions resulting from a gain or loss of electrons or holes in the sili-
con nitride.
In an attempt to determine the location of such charges, a step-etching
experiment was conducted in the following way. An MNS capacitor was pulsed
into a state of high inversion voltage. The inversion voltage was then suc-
cessively measured by a probe after small increments of the nitride were removed
by etching. In this way, a plot of surface charge density vs thickness revealed
that the charges giving rise to the enhanced inversion voltage must be located
within about 300 A of the silicon nitride-silicon interface (Fig. 15).
Since the inversion voltage increased after the application of a nega-
tive pulse, either holes were injected from the silicon into the silicon nitride,
or electrons were emitted from the nitride into the silicon. The reverse pre-
sumably occurred with reversed pulse polarities. Some barrier must be in•.olved
also, since the effects were somewhat asymmetric.
The I-V characteristics of MNS capacitors were also studied. They indi-
cat^d an initial ohmic branch, which at higher voltages developed into a linear
relationship between the logarithm of the current and the square root of the
voltage. It was not clear whether Schottky emission from the silicon into the
insulator or a Poole-Frenkel emission from insulator trays into the silicon was
the predominant current mechanism. Both mechanisms result in the same general
shape of the I-V relationship ffig. 16).
There was also no obvious relationship between the trapped charges and
the steady state cutr,nt-voltage characteristic. In this connection there was
on observation that appeared significant. 	 It was found that 'n plotting current
vs time across an MNS structure that there was always a higher value at the
beginning than at steady state. Thus, there is a good possibility that the
charges causing the threshold voltage shifts are due to an initial surge of
holes or electrons.
Suiaming up our physical model, we are certain that .hare are charged
traps within 300 a of the silicon nitride-silicon interface and that these traps
could be charged, discharged, or even produced by the application of a voltage
across the NiNS capacitor. These traps must be fairly deep energetically in order
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to explain the observed long persistence of the added charges at 125 0C. Finally,
in view of the small distances involved, tunneling may play an important role.
Flucidntion of Lhe exact mechanism of the high field effects is clearly an
important element of a com prehensive device development program.
6. Sureta ry
All these data were interpreted as clear proof that this new device :could
be useful as a storage element in nonvolatile memories or in various analog appli-
cations. The data are representative of hundreds of transistors taken from dif-
ferent slices. The information is impressed on this new storage element by a
voltage pulse of the order of tens of volts from a high impedance source. The
:nformation can persist for man y days undsr operating bias conditions and at tem-
peratures up to at least 1250C. Lif° tes ta have indicated unchanged operation
for several million switching cycler. Thus, if one ,;ere to use the MS-lTT in a
stored program computer, reprogramming one hundred times a day Mould permit the
use of even the present devices for a minimum time of the order of 200 years.
An important future consideration is that these devices are compatible
with integrated circu i.ts, since they are structurally the same elements of :which 	 t
stable insulated-ga t,  field-effect transistor circuits ar^ composed.
25
SECTION III
DISCUSSION
A. 1tiTRODL'CTION
All the data given in the previous section were obtained prior to the
award of the contract. They indicated three clear directions in which further
work would have to proceed. One was the continued investigation of device charac-
teristics to permit a full empirical description and evaluation of its capabili-
ties. A second direction was the design of experiments to explore those aspects
of its operation that would permit a device theory to be established. The third
was the theoretical work leading to a ph}sical model of device operation. These
lines of attack were pressed in actu p litj, and their results are given in the
first three sections following.
The theoretical modei devised in the course of these studies led to areas
of work beyond those envisioned at the beginning of t he contract. One of them
was a detailed experimental p roof of the theoretical model, the other a use of
the electronic Analog of the equivalent circuit of the new device for the refined
exploration of its properties. Two other sections that summarize the work per-
formed under this contrac t_ deal with the process details o€ fabricatiry the devices
and with the application of the electrical device p roperties for the operation of a
"Learning Machine."
B. EXPLORATION OF DEti'ICE CHARACTERISTICS
1. Introduction
The operational feature that makes this IGFET an adaptive device is the
possibilit y of making the threshold voltage larger or smaller in a reproducible
manner. Once the threshold voltage has been set to a predetermined value it oper-
atec very much like a fixed-threshold IGFET. Thus, all the relationshin; of IGFET
de, e parameters (e.g., transconductance, etc.) to device geometry are valid.
The read-out step is a normal operation of an IGFET. Its Fpeed is therefore deter-
mined by the pertinent resistances and capacitances of the device and the interro-
g ation circuit confiC ,iration. Given the limits of device geometry, the read-out
s peed depends o,, the circuitry employed.
The property of the device that is entirely new is its information storage
capability. The phenomena relatitcg to this p roperty are the area of investigation
covered by the reported work. The switching characteristic, which is me a nt to be
the relationship of the induced threshold voltage changes :vith the sign and ampli-
tude of the applied voltage, is the topic of the first section. Next is a discus-
sion of experiments for tha measurement of write-'n time. The last important mem-
ory property, namely storage time, is explored in a section entitled "Persistence."
2. Switching Characteristics
The threshold voltage of the me-nor y device is changed by the application
of a voltage pulse between its gate and substrate. The relationship between the
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amplitude of ti •e applied voltage pulse, the width of the pulse, and the thresh-
old voltage induced by that pulse is indicated in Figs. 8(a) and 8(b).
The curves in Fig. 9(a) were obtained by setting the device to a low
threshold voltage by a positive pulse of 50 V. This was followed by a negative
pulse of desired amplitude and width. The threshold voltage obtained from this
negative pulse was recorded. Then a +50 V pulse was again applied to the gate,
followed again by a negative pulse of another width or amplitude. In this way,
all the points in Fig. 8(b) were derived in an analogous manner, except that the
signs of the alternating pulses were reversed.
It is clear that the amount of shift depends both on th, amplitude and
the width of the pulse. There is, however, a saturation pulse width beyond which
no further increase it threshold voltage occurs for a given pulse amplitude. This
saturation effect is typified by Fig. 9. A plot of the saturation voltage vs both
positive and negative applied voltage is shown in Fig, 17. The curve was obtained
by applying a do voltage across the device for as l f, ng as ten minutes, so that
saturation was achieved. The moEt notew3rthy feature of this curve is the fact
that there is a minimum absolute voltage below which no shift in threshold volt-
age occurs in either direction. As long as this minimum voltage is larger than
the interrogation voltage used to determine t;ie content of the storage element,
the process of interrogation will not change the information stored in the tran-
sistor. This is a necessary requirement for a nondestructive read-out (NDdO)
device.
An interesting temperature dependence of the amount of threshold voltage
shift was found. First, between 25 0C and 1000C no temperature dependence was
observed at all. above this temperature, low pulse amplitudes (50 -70 V) resulted
in an increase in the amount of shifi with increasing temperatures. For pulse
amplitudes between 70 and 80 V, little change with increasing temperature occurred.
For pulse amplitudes above 80 V. the threshold voltage change actually decreasea
with temperature. All L` VT vs oC curves appear to approach a common value near
3000C. The exp lanation of this behavior requires the assumption of a charge trans-
fer mechanism that is dependent on temperature.
3. Write-In Time
The change in threshold voltage induced in the transistor must have resulted
from the injection of charges into the dielectric. An increase in the (negative)
threshold voltage must be due to a buildup of positive charges, and a decrease in
the (negative) threshold voltage must be due tc a loss of positive charges. These
charges then must be transported by a transient current that goes to zero as the
induced threshold voltage reaches its saturation value.
Our initial attempts to record this curren t_ in transistors met with diffi- 	 s
culty, since the current was too small to give safficientiv accurate results. How-
ever, capacitor structures similarly fabricated, with areas fifteen times larger
than the transistor gates, permitted recording of definitive values. An example
is given in Fig. 18. In this oscilloscope trace the horizontal scale is in units
of 1 usec per division. The large trapezoid (trace C) is the trace of the applied
voltage pulse. Its amplitude is -100 V to produce a readily measurable current.
The two other traces are transient currents, at a scale of 50 u.A per division. They
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were recorded across a resistor in series w:th the device. The larger amplitude
transient (trace A) resulted when the device was pulsed once after it had been
set to a low threshold voltage. The smaller transient (trace B) resulted when
the device was pulsed a second time with the same voltage value as the first
pulse. Further pulsing resulted in repeated tracings of the lower amplitude
transients. Thus, all charge had been transferred during the first pulse, and
the saturation pulse width was therefore smaller than the width of the first
pulse applied. The first and larger current transient arose from the sum of
the currents that transport the charges into the dielectric and the displace-
ment current charging up the device capacitance. The second current transient
was due to the displacement current alone.
It is clear from the trace that, for this structure, all charge storage
occurred durinq the time interval when the displacement current was quite large.
For the results shown in Fig. 18, the saturation write-in time was about 7 ,:sec.
Since the dis p lacement current is determined onl y by the capaci t ance of the struc-
ture and its series resistance, the write-in time of a confisuration should really
depend only on the series resistance in the writing circuit. In a further experi-
ment the values of such resistors were changed from 1 Nn to 100 k- and then to
10 k'2 resistors, and the predicted dependence on the RC constant was confirmed.
With some nitride structures, write-in times of the order of 1 usec were observed.
Other structures, made by a different fabrication process, showed very much longer
write-in times. A typical example is given in Fig. 19. Here the difference
between the first and the second pulses is very small, indicating a small current
carrying charge into the dielectric.
4. Persistence of Stored Information
The storage life of the information is a parameter of considerable impor-
tance, since it determines the types of application which are possible. Initial
tests on transistors were carried out over periods of the order of 200 hours. The
transistors were shifted to high and low threshold voltages and then stored at
room temperature and at 125 0C, with both zero bias and -5 V bias during storage.
All transistors exhibited a small change in threshold voltage, ranging between
0.1 and 1 V, over the first two hours. For the remainder of the test period the
changes were essentially negligible. Another early test involving four transis-
tors under constant interrogation indicated no important change in the stored
information after a period of three months.
Since these early measurements, charge decay has been studied in more
detail. An example of a typical experiment is given in Fig. 20. The study was
carried out with two identical capacitors that had been shifted to +:1 V and
-43 V flatband voltages by the application of 140 V, 1 msec pulses with the cor-
rect polarity. The	 original threshold voltage of the capacitors was -10 V.
These capacitors were observed over a period of a month. The curves in Fig. 20
exhibit an initial rapid decay that progressively slows down. At the time of
measurement, the decay law was not known, so that it was convenient to use a
log-log display of the data. Extrapolating from these data indiL ' ates that it
would take about a year for one-half of either a positive or a negative charge
to decay. This is probably a low estimate.
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FIG. 19 The difference between trace A and trace B is the amplitude
of the conduction current into the dielectric.
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The effect of temperature is indicated in Fig. 21. It indicates that
at sufficiently elevated temperatures there is an increase in the decay rate
of capacitors similar to those used in Fig. 18. if a relationship between time
constants of charge decay is assumed to have the form T= T o exp(e:pt /M , then
Figs. 20 and 21 permit a calculation of an activation energy, or perhaps a Iran
depth. The value found is 0.25 eV.
5. Summary
The relationship between a voltage applied to the gate of the memory
device and the induced threshold voltage can be described briefly by a straignt
line section denoting no change in threshold for applied voltages between zero
and a characteristic minimum shifting voltage, and another straight line section
for applied voltages between this minimum shifting voltage and higher values.
This last section forms an angle of roughly 45 0 with the applied voltage axis.
The minimum shifting voltage increases monotonically with pulse width, until some
saturation pulse width has been achieved. It is this saturation pulse width that
is designated "write-in time." The variation in pulse width results only in a
parallel displacement of the switching characteristic. In the device described,
a positive applied pulse resulted in the location of the 45 0 section such that
the induced threshold voltages became more positive, and negative applied pulses
caused the inclined section to indicate increasingly negative induced threshold
voltages. The curves shown as Figs. 7 and 8 are representative, but in the many
transistors and capacitors examined, minimum switching voltages between 5 and 80
V have actually been observed. Typical values, however, are between 30 and 50 V.
The shifting characteristics were independent of temperature up to 1000C.
The write - in time of a device is defined as the pulse width that for a
given voltage level results in a complete shift in threshold voltage, with suc-
ceeding pulses of the same voltage not causing any further changes in induced
threshold voltage. This definition results in a self-consistent index of speed
that does not necessarily reflect actual operating speeds. Inspecting Fig, 8
makes it clear that for a desired threshold voltage, increasingly narrower pulses
are required, if the applied pulse amplitude is increased. In this report, write-
in times between 10 msec and 7 ;sec are described. The shortest write-in time
observed was about 0.3 µsec. Conditions permitting shorter write-in times than
that have generally resulted in the destruction of the device, indicating a rough
speed-power product limitation for write-in that needs to be further explored.
In general, devices exhibiting write-in times between 10 msec and 100 usec are
typical for present devices. Measurem3nts described in the following section
indicated temperature independence up to 3000C.
The decay of the induced threshold voltage follows a relationship charac-
terized by the logarithm of time. Direct observations only up to between one to
three months have indicated that the change in the induced threshold voltage over
these periods is small enough to be unimportant in digital applications. Extra-
polation from such data has indicated storage periods from several years up to
several powers of ten years. The decay of the induced threshold voltage is acceler-
ated by elevated temperature. At 1500C it was found that the s orage time index
had been reduced by about a factor of three.
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C. EXPLORATION OF THE MEMORY MECHANISM
1. Introduction
It is the induced change in threshold voltage which contributes he
memory effect. This change is due to the storage of charge in the gate dielec-
tric of the memory IGFET. In this section, experiments will be described that
will associate this charge and its storage with special gate structures and gate
materials. The location and amount of charge will be described in another study.
An experiment to indicate a particular mechanism of charge transfer will be
described next, and finally, the range of possible charge transfer mechanisms
described in the literature will be explored.
2. The Effect of the Structure of the Dielectric
It was initially surprising and, to most investigators, disturbing to
find changes in capacitance-voltage characteristics occurring at room tempera-
ture, when MIS capacitors containing silicon nitride were studied. This effect
had not been common in MOS capacitors, so that this so-called instability was
associated with some mysterious material property of the silicon nitride dielec-
tric. However, it was recognized quite early that aside from a differetice in
the material of the dielectric, there was also a difference in the macroscopic
structure of MOO and 1iNS capacitors. This difference arises from the fact that
the best MOS capacitors are formed by thermal oxidation with the oxide always
microscopically generated at the silicon oxide— silicon interface. Thus, 110S
capacitors have a good chrnce of having a single homogeneous dielectric between
the silicon and the evaporated metal capacitor plates. In contrast, the dielec-
tric in PINS capacitors is generally formed by depositing silicon nitride on top
of a silicon surface that has been treated in various ways before the deposition.
In fact, in many instances no treatment is given to the silicon wafer at all. It
is well known that silicon spontaneously forms an oxide layer in air, ranging in
thickness from 20 E to 50 Z. Only elaborate treatments, such as heating in vacuum,
in hydrogen, or in hydrogen chloride, at temperatures near 1250 0C, are capable of
yielding an oxide-free silicon surface.
Thus, any MNS capacitor formed by normal methods can be expected to have
a thin oxide layer aid a thick nitride layer for its dielectric. The memory
behavior could therefore be associated with the presence of the thir. oxide layer
in particular or the existence of a two layer dielectric in general. In order to
test the first alternative, capacitors were formed with 1000 ;oof silicon nitride
on oxide layers of varying thicknesses. These layers were formed by short oxida-
tion at different temperatures. From published data, the oxide thicknesses were
calculated to range from about 30 A to 200 A. The threshuld voltage change for
a 100 V pulse of 1 cosec width was inversely related to the oxide thickness. Thus,
the presence of the oxide layer clearly played a role. Its thickness was also
important, but there did not seem to be a critical thickness involved.
The e.°feet of the type of s i licun nitride was tested in another series.
A number of capacitors were formed having a silicon-oxide layer of constant thick-
ness and a 1000 1 thickness of nitride. The concentration of oxygen in the nitride
was varied from 0 to about 30%. Figure 22 shows a plot of the flatband voltage
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change for a constant pulse amplitude and width as a function of the oxygen
ccncentratien of the silicon nitride. Obviously, the amount of shift is
critically dependent on the oxygen concentrati.,n.
3. Location and Number of Charges
It was clear that the charges stored in the dielectric were giving rise
to changes in threshold voltage in the memory device. The exact location of
these charges was of importance for the understanding of the device and for the
control of its faDrication. In order to determine this parameter, MIS structures
were made and shifted to high negative and positive flatband voltages. The metal
plates were then removed and the insulator was removed in small increments by
etching. After each removal the flatband voltage of the structure was measured
with a mercury probe. In this way, a relationship between flatband voltage and
insulator structure was establishes:. From both sets of values, the surface charge
density in the dielectric was calculated and plotted as a function of insulator
thickness. The data in Fig. 23 indicate That down to about 100 4, the smallest
thickness that could be Estimated, thZre was no discernible change in surface den-
sity. The charges were there.ore located within 100 6 of the insulator-silicon
interface. Since the oxide layer in these capacitors was near 50 A, it appeared
clear that these charges were located somewhere near that layer.
It will be recalled that in a previous section tYe transfer of these
charges into the dielectric had been associated with write-in time, and measured
as conduction current. A point of considerable importance was whether the cor-
duction zurrent observed during these experiments really was completely converted
into stored charge, or whether some of it had passed through the dielectric struc-
ture. In order to test this, i pulse of a given amplitude was placed across a
memory capacitor and the current vs time trace was recorded on an oscilloscope.
Then the amount of stored charge was measured by a C-V plot. That was followed
by another pulse of the same amplitude which was recorded on the same photograph
as the firs* pulse. The difference in area between the two traces was integrated
as f Idt to obtain the charae transferred into the dielectric by conduction.
This value was plotted against the value actually measured by the C-V plot. The
results are shown in Fig. 24. The i:I correspondence indicates that within the
limits of accuracy of the experiment, all the charge observed was transferred by
conduction current, and vice versa. Thus a study of current characteristics
assumed greater importance.
4. Experimental Study of the Charge Transfer Mechanism
In order to gather information on the mechanism of charge tra n sfer, the
transient current produced during the pulse that changed the flatband voltage of
a capacitor was recorded as a function of temperature of that capacitor. Table
I shows the results, which indicate that the charge transfer mechanism is inde-
pendent of temperature, at least between 250C and 100 1 C. This suggests a mecha-
nism involving either tunneling of conduction electrons through a barrier or tun-
n,^lling if electrons from isolated states into a conduction Land. It is neces-
sary to assume that electrons are doing the tunneling from the dielectric into
the silicon. The transfer of holes from silicon into the dielec t ric appears unim-
portant, since during the charge transfer the hole concentration at the
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TABLE I
Effect of Temperature on Duration and
Peak Current of Charging Transient
_Temperature Transient Time Peak Current
	
25°C	 1.2 ;sec	 2.0 mA
	
100°C	 1.3 "sec	 1.9 MA
	1 ,500C	 1.2 µsec	 1.8 mA
	
2000C	 1.2 LLsec	 2.0 mA
	
300°C	 1.9 usec	 1.6 mA
dielectric-silicon interface is still of th order of that of the minority car-
riers, namely 'y 1020%10 15 or 105 holes,cm . The temperature independence of
the current pulse is further evidence that the positive charges in the dielec-
tric were formed b y
 electrons leaving neutral states. The density of neutral
states in the dielectric is clearly independent of temperature. In contrast.
the density of holes in silicon at 3000C would be much higher than that at 250%.
As described before, the magnitud• of the change of the threshold •601tage was tem-
perature dependent. Therefore, t..ere must be several processes at work simul-
taneously, with only one of them temperature independent.
3. Conductance Laws
At least two charge tr:,:isfer mechanisms appear to be associated with
write-in, one temperature dependent, and one temperature ind-pendent. Thus, it
is of interest to see what conductance laws exist in the realm of thin film insu-
lators. Guiding papers in this field are authored by C. A. %lead (Ref. 1), Sze
(Ref. 2), and Dahlke and Sze (Ref. 3). The second, particularly, has dealt with
silicon nitride films.
Of importance to the present problem are the following facts. First,
silicon nitride is an electronic conductor. Second, it can be expected that the
conduction current density through the thick insulator formed by silicon nitride
is bulk coitrolled. Third, all three different conduction mechanisms observed
are important in different ranges of applied field.
The current density J obtained for an applied field E may be the sum
of three current contributions, i.e.,
J = JPF + JIFE + j 
The quantity JPF is the current arising from an internal Schottky emission of
trapped electrons into the conduction band, known as the Poole-Frenkel effect,
and is given by
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JPE. - - i,F E exp^	 =PF - (eC	 coed - J 
k f J_
where a is the electronic charge, 
=-PF is the barrier height for the electron
traps, a
	
is the permittivity of free space, e d is the dynamic dielectric
constant, k is the Boltzmann constant. and T is the absolute temperature.
The constant - -PF is a function of trap density.
L
The quantity J1FE is the current arising from the internal field emission
of electrons from traps into the conduction band. It is essentially a tunneling
effect described by the expression
J1FE - SE 
2 expf E lc E. E
%
where S is a function of effective mass and trap density, and EIFE is a con-
stant depending on effective mass and trap depth.
The current J11 arises from the hopping of thermall y excited electrons
between isolated states. It has an ohmic characteristic, but is depei.dent on a
thermal activation energy cH , i.e.,
JH = -HE exp(-e^:H kT)
The thin silicon oxide layer may have bulk conduction properties of the
same nature as those described for silicon ►,itriele. It is, however, more prob-
able that tunneling through it occurs. Schottky emission at either of its inter-
faces is also a possibility. The exact mechanism therefore is nardl y predictable
and depends on its thickness ana many factors arising from the details of its
formation process.
6. Summary
These experiments point out features that must be accounted for in a
model of the device properties of the memory effect. First, the accumulation
of charges ir the dielectric is probably associated with the existence of two
different dielectric layers, or th? presence of a thin oxide laver. The charge
is located -omewhere near	 silicon interface and may be associated with the
postulated thin oxide layer. All the charges are transferred into the dielec-
tric with the help of a conduction current. This conduction current has aspects
both of temperature dependence and temperature independence. In the recorded
literature it has been reported that silicon nitride exhibits electronic bulk
conduction which may or may not be temperature dependent, depending on the mag-
nitude of the applied field. The effect of the oxygen content on the memory
effect is undoubtedly associated with the effect of the ox_;gPn on the conduc-
tion mechanisms of silicon nitride.
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D. THEORY OF MEMDRY DEVICE
1. Introduction
The accumulating weight of the experimental evidence described in the
previous section,and the result of theoretical examinations of potential models
can be combined to determine the two basic features of the memory effect. The
first is the requirement of a dielectric with at least two regions of different
conductivity. This structure results in the storage of charge at the interface
region,; in any combination of dielectrics. T he second :equiremer.t is that at
least one of the two layers should exhibit a highly nonlinear conductivity, very
high at high fields and very low at low fields. This property results in sho-t
write-in times during the application of high fields and long storage times ..:der
the normal conditions of low field. The consequences of this modal aie treated
in the foll(,wing subs^ctions. They proure3s from a discussion of the basic mecha-
nism, and static conditions in t he device to the transient conditions during
write-in and storage.
2. Basic Mechanism
The basic structure in which all action takes place is that of an MI°
capacitor. Its top electrode is a metal plate and its bottom electrode is n-type
silicon. Its most important feature is the fact that the insulator consists of
two layers with different conductance properties., i,. Keeping close to the structure
of the present memory element, the thinner region at the silicon interface (region
1) is designated silicon oxide, and the thicker region at the aluminum interface
(region 2) is designated silicon nitride. A one-dimensional sketch of this struc-
ture is given in Fig. 25. The current density in region 1, J I , is controlled by
the field across region 1, E l , according to the conductance law JI=f(£1)
appropriate for this insulator. The current density J.) in region 2 is controlled
by the field across region 2, namely Eq , according to -the conductance law
J--)=-f(E2) appropriate for the insulator in region 2.
When a
ture, the disp
are identical.
tively, where
that there are
stant in each.
voltage to 
Mrs 
is applied across the
lacement vecors D•) (across region ?)
The fields are then C 2E2 
and EIE,
is the nermittivity of each region.
no charges in either insulator region,
plates of t his 1'I 2I 1 S struc-
and DI (across region 1)
in those regions, respec-
We assume for the present
so that the fields are con-
Region 2 consists of silicon nitriCa for which e2 = KSiN E o - where
KSiN_ 
4	
and region 1 consists of silicon oxide for which E1=K NEo , where
Ox
At the instant after application of the do voltage step 
V appl '
D 1 = D 9
	or	
E1`1 = 
E
') e0
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E2 = E1 
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hSiN	
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We can therefore describe the initial field across the NI.,I 1 S capacitor by Fig.
26. Immediately after this first instant, the fields in each region will start
the conduction of electrons, each independently in its region according to the
fixed J I =f(E I ) and J2 =f(E2) laws. It is clear that given different con-
ductance laws and fields the charges in each region will be transported at dif-
ferent rates. We will assume that transport across the electrode-insulator
interfaces does not affect the conductance laws (i.e., these electrodes act as
ohmic contacts). Since the current densities affecting charge transport are
different in each region, a charge pile-up will occur at the interface between
regions 1 and 2.
The effects of the sign of the applied voltage and the relative levels
of the instantaneous currents in region 1. namely j 1 , and in region 2, namely
J2 , are sketched in Fig. 27. Figure 27(a,' provides the labels for the differ-
ent regions shown. Fi g ure 27(b) indicates the effect of a negative voltage on
the metal plate for j l --j2 . Since more electrons are leaving region 1 than
are entering it, a positive charge is left behind at the boundary between the
insulators. Figure 27k'c) depicts the case for jl < J2 at a negative applied
voltage. Now fewer electrons are leaving region 2 rather than entering it, so
that a negative charge is left at the insulator-insulator boundary. Figure
27(d) shows the condition for a positive applied voltage and jl > j2 . Fewer
electrons are leaving region 1 than are entering it, again leaving a negative
charge at the insulator-insulator boundary. Finally, in Fig. 27(e) the condi-
tion is given for a positive applied voltage and jl < J2 . Since more elec-
trons are ' p aving region 2 than are entering it, a positive charge is left behind.
Thus, depending on the individual conductance la ,vs in each region, positive an-!
negative applied voltages can result in both positive and negative charge accumu-
lation at the insulator-insulator interface.
Whatever the sign of the charge accumulating at the interface, it will
give rise to a field which opposes that in existence in the more highly conduc-
ting region. The field 'ue to the accumulating charge will at the same time add
to that in existence in the 1 ss highly conducting region. All charge accumulation
will stop when the effective field across the high conductance region has been
lowered to such an extent "at its current density is equal to that passing
through the low conductance region, whose field has beenincreased by accumulated
charge. The end point of charge accumulation is therefore obtained when the con-
duction currents across both regions are equal.
The same model is valid if we have the same insulator I throughout the
dielectric instead of an insulator I l different from to . But then there must
be a (probably thin) region 1 where conduction is controlled by a different mechn-
nism, giving rise to a current lav
	
J 1 =f(El) in a thin region of characteristic
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thickness x l
 having a field E l
 across it.	 Such a situation. will exist when
an interface or barrier controlled current (emission limited) crosses the metal-
or silicon-insulator interface while the conduction in the insulator is con-
trolled by bulk limited mechanism J2 =f(E2) .
3. Static Characteristics
In this section we will exam ; ne the relationships between applied volt-
age, internal fields, and accumulated charges. In order to yield a maximum of
insight for a minimum of manipulation, it is assumed that the accumulated charge
is spread over an infinitesimal distance cox , so that it may be treated as a
delta function distribution. This assumption appears well justified in view of
the fact that step-etch experiments have established that the stored charge must
lie within about 100 A of the silicon-insulator interface.
At steady state, the field distribution in the insulator is given in Fig.
28. This is expressed by Poisson's equation
v • D = o
	
W.I)
where the displacement vector D = eE , and o =volume charge density in coulombs/cm3
Integration with respect to x yields
Lx
D2
 - D I = J pdx	 or	 e 2 E 2 - s1E1 =	 (D3.2)
where c,
 is the sheet charge density in coulombs/cm2.
The division of the applied voltage V,P,l across the insulator is givenby
Vappl = E 1 
x 
I + E2 (xo - xl)
	
M. 3)
In this formulation, the voltage drop across the narrow region Lx is neglected.
Eliminating E2 from (D3.3) with the second form of (D3.2) results in
( _ r	 (	
11
1	 \\\	 e
	
Vappl - E 1 \E2iLxo - x l + `el /x	 + e2 ^xo - xl W.4)
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FIG. 29 Steady-sate field distribution in memory capacitor.
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M.8)
e2E2
e E >> 1, VFB	 Vappl1 1
(D3.9)
The applied voltage that causes the field E l at the insulator-silicon inter-
face to go to zero is called the flatband voltage VFB , i.e., V appl = VFB
when E 1 =0 . This causes (03.4) to become	 f
VFB - 2 (xo - x I )	 W.5)
Substituting VF-1 in Eq. (D3.5) for Q in Eq. (D3.4) results in
E 1 = [(Vappl - VFB) I
 Eq 1/Lxo - x
l + ^ e
2 lx l ^	 (D3.6)
1	 1
If we now eliminate E l from Eq. (D3.3), again using (D3.2) expresse.l in terms
of ElEl and s.,Eo and going through the same manipulations to arrive it Eq
we find
s 	 xl	 ° 9
E2 - [ 4 appl + V FB ( e
-)
 
(x - x1)1/rxo - x l + (ei^x1 (D'3.7)
In order to establish a relationship between V 
app 
I and VFB , wve divide
(D3.7) by (D3.6) and solve for VFB/V appl • This results in
C2E2
1
VFB	 ElE1
Vappl	 E2E'-	 xl	
E2
- -FE l E 1	 x  - x 1 ) el
From this expression we find that if
E1E1 = 1, VFB = 0(i.e., nc charge is stored)
I 1
and if
1
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ithat is, for  large amounts of stored charge, the slope 	 VFB /V a	 pproachesP'•	 ppl
j	 unity. The value of e2E2/e1Fl depends, of course, very much on the previous
history of the capacitor structure.
A short postscript should be added with respect to the characteristics
of real MI.,I I S structures before any charges are i ntroduced into the dielectric
by conduction. They have a flatband voltage that is due to the presence of sur-
face states, ionic charges in the dielectric, and the semiconductor-metal work
function difference. It is clear that the ionic charges will act much like the
injected charges, except that their location is not as clearly defined. It can
be assumed, however, that their effect simply adds to or subtracts from the
induced charges. The effect of the work function difference is operative regard-
less of the number of injected charges, and it generally is so small that it can
be disregarded altogether. Surface states, however . may alter the whole picture.
These states are charged at the silicon-insf ► lator interface, so that they disiurb
the field distribution in region 1 to a great extent. They undoubtedly also affect
the conduction mechanism in region 1 very severely, se that it is important to
reduce them to a level much below that of the charges to be stored in the dielec-
tric.
4. Transient Conditions During Write-In
In this section, a short survey of the treatment of transient conditions
will be given. It will be assumed that a positive voltage is applied to NII')IIS
capacitors so that the space ch?rge region in the n-type silicon does not have
to be taken into accou,it. This and many other details are discussed in Appendix
A.
The most important tool in this treatment is the current continuity equa-
tion:
dD1	 dD1)
dt +J 1	 dt + J2 = J
tD4.1)
where d/dt represents the derivative with respect to time, D and j with
their subscripts have the meanings established previously, and j is the cur-
rent density in the external circuit.
Integration of (D4.1) gives the important result that
D2 - D 1 = J (j 1 - jo)dt
— rT= (x 
F- x	 AFB	
(from (D3.1))
	
(D4.2)
n	 1
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This expresses the fact that the-accumulated charge density can be expressed as
the time integral o` the density of the cord:ction current. in the dielectric
-layers. In order to describe the transient conditions during write-in, we
equate the potential drop across a memory capacitor-and -a :^.eries resistor with
the applied voltage;
Vappl	 E lxl
 + E2' xo - x l } + IR	 (N.3)..
From M. 2), E2 -(el/e2XF l
 +	 f-rom (D4.2), U = j (j l -j2)dt	 I can be trans-
formed into current density j by the use of the MIS capacitor area A; and j
in turn can be replaced by M.D . When all substitutions have been ;Wade, we
are left with fife equation
a 1 = E 1 xl
 + s2 i x^ _ x l '.	 -xc xl	 j 1 - j ^^°ut +R v 3^  EI j 1^'p i?	 ^	 _ 
(D4.4)
Differentiation with respect to time leads to the form
r	 t2
	
d E1	 dEl 	e2d j 1E1xo - xl 	 zAR	 — xl + T xo - xl,R
	
dt- 	dt	 e	
^ 
dE	
} -- e
	
jl1El
.
' = 0
l	 l	 2 
W4. 5)
This equation cannot be solved at present, but it can be made to yield the two
limiting cases for the write--in time. The first requires the assumption of a
j l so small, that during the time the 1,I ,)I IS capacitor charges up, only a negli-
gible amount of charge is transferred into the dielectric. Lander these conditions,
all terms containing R can be neglected and the ,rite-in time follows the equa-
tion
e1 2
c2dE1	
xI	
e l
 \xo - xl
j l( El -	 (X0_ x11
The se(;Gad requires that jl is so large, even atsmall E l , that the charge is
transferred initi the dielectric almost simultaneously after it arrives at the
,Y,I 21 1 S capacitor. In this case, the RC constant of the series resistor and the
111 91jS capacitor limits the write-in time.
To sum up, the maximum write-in speed :-lay be limited on the one hand by
the RC constant _of the "1 2I L S capacitor and its seric;, resistance combination.
Given a small enough series resistor, such that jlAR is negligible, the limit
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is the.current density jl under the conditions of applied field. Offhand it
.could be expected tha`L the larger j l , the shorter the maximum write-in Time.
However, it is expected that put,er dissipation in the dielectric sets a
mum speed limit for this case.
5. Charge Decay
The-decrease in an existing charge density can be brought about by_a-
_	
migration of those charges away from their original site or by the removal of
charges through neutralization by carriers of the opposite sign.. The rate of
charge density decrease has the dimensions of current density. There can be
tao limiting mechanisms that control this rate. Assuming purely electronic
conduction, th- first is that the rates of negative charge removal by conduc-
tion away from the trap, or positive charge removal by electron currents Iowa d
the trap, are slower than -the rate of thermal activation of negative charges
into the conduction band or the rate of recombination of conduction electrons
with positively charged traps. For this case, the J= f(E) laws should deter-
mine the rates of carrier transportation. If, instead, thermal activation of
negative charges and electron.-trap recombination of positive charges are rate-
determining, the decay lads will depend or: the respective activation energies
and on the density of charged traps. The effective activation energies would
depend on the charged trap density due to the field set up by the charges, and
the recombination rates of the positive traps would depend on charge density in
controlling the density of electrons available for recombination.
if current transport is the rate limiting step, the whole problem is
really a special aspect of the equations derived in Sections 3 and 4. The only
difference is that V	 1 is either zero or, at any rate, very 10-w. Recalling
Eqs. (C3.6) and (C3.73 pand setting Vappl= 0 , we find that
	
El = -V B ^f2\^/i xo -
 
xi s i02 ):c^ i	 tn,.1)
1 j	 1 _,
and
	
E _ +t` 1E2^\ x1 -^/x - x +{?)x M	 (D5 2)
2	 FB el xo - x l ^	 0	 1 e l , 1^
Since E is a vector quantity, El and E^ must have opposing signs because
they originate from the same charge distribution at x l , but point in opposite
directions.
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Ffom Eq_ (D4.2) we can write
d6
dt	 i t + j2
where the sign of one j is changed since both now go in opposite directions.
The negative sign of the charge density change is required to signify a decrease.
This leads to
- ddtB	 (x° e xl^FJl(E1) + j 2 (E2 1^	 (D5.3)
with the help of (D3.5). mince E 1 and E2 (D3.6) and (D3.7) are functions of
V ppl and VFB only, and V a ppl is assumed to be either constant or zero((D5.1),
(^.2)), we can write
dV	 - Cx - xFB
VI j ,(VFB,) + j 2(VFB2 )	 E2
Careful attention must be paid to the net dire-tion of the field for given Vappl
and VFB , since it is conceivable that a situation exists when one side of the
double layer capacitors causes electron movement towards thc i 2 -1 1 interface,
and the other side causes a movement away from it.
It is clear that one or the other j i in (D5.4) may be neglected if they
are different by orders of magnitude. This simplifies the solution of the inte-
gral. A final remark should be made as to the behavior of ;j real charge distri-
bution. The basic model assumes a delta function distribution independent of dis-
tance at the 12TI 1 interface. For positive charges of essentially zero nobility,
this model continues to hold as the charges are neutralized by an electron current.
For negative stored charge3, this model will hold only during the initial part of
the decay. As the electrons move away under the influenre of their owl; field, the
electrons wi ll spread out thus changing the field as a function of distance, and
with that, The decay law indicated in (D5.4). This extended distribution, inci-
dentally, should also have an effect on the periodic recharging of the dielectric,
since then the field distribution is changed for that situation also.
Considering a decay mechanism that is limited by the recombination rate
for electrons with positively charged traps, and by the rate of escape of elec-
trons from negatively charged traps, we can make the following predictions. If
the recombination rate of conduction electrons with positively charged traps is
rate limiting, then the rate of transport of electrons to the traps is faster
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than-their recombination. This means th4t even unrecombined, local charge neu-
trality will become established at theI 2 --I l interface at the .rate of electron
conduction. The net effect of this on-the flatband voltage (the field established
at the I 1 -insulator interface) is the same as if the electrons had combined already.
Therefore, the conduction mechanism described before is valid for that situation,
as far as charge decay is concerned, If the escape of electrons from specially
placed traps is the rate limiting factor, then a Poole-Frenkel conduction latiw is
stil'- valid. It may not be exactly identical to that for either layer, but it .
will have local modifications for trap depth and density, and the initial .decay
can be treated again in the form given by (D5.4).
6. Summary
In the preceding sections the details of the memory characteristics of
tae variable-threshold-voltage IGFET have been explained. They are based on the
elements of an MIS capacitor whose dielectric has two coplanar regions of differ-
e.it conductivity. This difference may arise from the fact that there are twc dif-
ferent materials, or it may be due to two conduction mechanisms operating in the
same material, one at the surface and one in the bulk. The theoretical model is
the same for either structure. As a matter of fact, in the course of experimen-
tation both have been realized.. When a voltage is placed across this M12IlS
capacitor, both regions transport electrons, but at different rates, so that
charge accumulation ;rust occur at the interface. This accumulating charge lowers
the field across the more highly = conducting region, so that its conduction pro-
gressively decreases. Charge accumulation ceases when the currants in both regions
have become equal, The current laws in thin film insulators all require the exist-
erce of traps so that the storage of the accumulated charge in traps does not
require additional assumptions- The rate of decrease of the stored charge may be
controlled simply by the charge transport mechanisms active in the structure at
the low fields generated by t'.:e stored charge. It may also be controlled by an
activation process e,-en slower than charge leakage:: n that case, additional deep
traps, due to doping or the existerce of an interface, must be postulated. The
possibility of this slight complication will be ignored to give unity to the fol-
lowing discussion.
All memory characteristics of the device, beady-state, transient, or
storage characteristics, are dependent on the relative relationships of the two
conductance laws jl(E l ) and j2(E2 ). The high field characteristics determine
the write-in speed, the relative magnitude of jl and J2 , and the amount of
charge stored, while the low field characteristics determine the rate of charge
decay. In order to obtain the observed write-in time of about a microsecond and
a charge decay time of the order of a few months, the current density range must
extend -over thirt^en orders of magnitude for applied fields ranging from
5 x 100 to 5 x 109 . This will be illustrated in the following examples. As an
aid, idealized plots of cur--ents J1 and J2 have been drawn as a function of
field in Fig. 29. In order to ease the discussion, it is assumed that x1= 0
and el =e2 , so that, from Eq. (D3.7), E2= d ap I /xo = Eapp1 , and from Eq. (D3.6),
E l = (Vapp: - AFB )/xo = Eappl -EF8	 At the inUant when ha p1 appears across
region t, a large current J1 flows until the accumulating charge density at the
interface between region 1 and 2 has built up an opposing field E FB , When
j l -j 2 , no further change in field occurs. When the switching field Eappl is
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At = e I 6E0 I = eIEFB/jl
Using = e l = 3.5 x 10-13 and j I at Eapp l = 1 A/cm2 . we find At for write-in
is 0.4 x'10-6 sec.
For the decay time we can use the same expression except that LE I is
now AFB which we will assume to be 5 x 105 V/cm and j I at.
EFB - li"2 AFB	 1014 A;'cm 2	The decay time Lt fir loss of one-half the flat-
band voltage is calculated from this to be 1.8 x 107 sec, or about seven months.
This exercise shows clearly that all steady-state and transient charge
build-up relationships can be derived from a knowled ge of the j vs E relation-
ships in both regions of the insulator. It is quite sufficient that this knowl-
edge is only empirical, although theoretical relationships will naturally be pref-
erable since they permit the explicit prediction of the complete device behavior.
The behavior of the device characteristics as a function of temperature
can also be predicted on the basis of j vs E curves taken at the appropriate
temperatures.
E. EXPERIMENTAL CONFIRMATION OF THEORY
1.	 Ir'rod;.ction
The previous sections give a detailed theoretical analysis of the charge
storage behavior of an M12IlS device, as well ds the results of certin qualita-
tive experiments. In this section we present the results of several experiments,
in particular J-E curves, which substantiate the theory. We will show that it
is possible to predict the relationship between the applied bias to a device and
the charge stored in the device (hereafter referred to as bias-storage curves).
From the ssme dat.a we can also quantitatively establish the charging and dis-
charging times. These three pieces of information characterize the memory behav-
ior of the MI,,I 1 S device.
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2. Experimental Structure
In order to determine the J-E characteristics of each layer of a two
insulator device separately, a sample similar to that shown in Fig. 30 was pre-
pared. A 10 0-cm n-type silicon wafer was chemically cleaned and placed in the
boat in the reactor tube. The reactor was brought up to 900 0C and a layer of
silicon nitride approximately 1000 A thick was deposited. This layer was "pure"
silicon nitride formed by the pyrolysis of extremely pure ammonia and silsne with
less than 2 opm of oxygen. Since there was no deliberate injection of 02 or com-
pounds of 02 , the film is designated 0,6. The %, or pure silicon nitride, is
characterized by a 12 u IR absorption, a dielectric constant of about 7, an etch
rate in buffered HF of about 10 /min, and a low insulation resistance.
After this deposition, the silicon wafer was removed from the reactor
tube and the silicon nitride was chemically etched away over an area covering
about one third of the wafer. The rest of the surface was masked with black
wax. The sample, with the wax removed, was then placed in the reactor again
0
and another layer was deposited. This time the film was about 850 A thick.
During deposition Nzz0 was injected at a rate of 15% of the overall flow rate,
forming an oxynitride (designated 15%) with an IR absorption of 10.6 w, a dielec-
tric constant of about 5, an etch rate in buffered HF of about 150 4/min, and an
insulatiot resistance considerably higher than the 0% film. After deposition the
slice was removed and a portion of the 15% film was removed, leaving the 0A film
beneath intact (see Fig. 30).
This procedure resulted in separate layers of different conductivit; films
as well as a composite film. Aluminum dots of 10 mil diameter were evaporated
through a contact mask. Then the slice was ;`iced and the individual capacitors
were mounted on headers. Voltage vs current plots were taken on these samples
using a Cary Vibrating-Reed Electrometer, Model 31. The voltage was applied with
a battery, and before each current reading was taken enough time was allowed to
elapse so that the current became stable with time. So far, curves have been
taken only with a positive bias on the gate electrode. For the n-type substrate
we are using, the positive bias on the gate electrode results in an accumulation
layer of electrons.
3. Test of Bias-Storage Curves
These individual J-E curves and the respective dielectric constant com-
pletely characterize the two materials used in fabricating the two insulator layer
device shown ir. Fig. 30. Fmnthis information, and from the known thickness of the
layers, it is possible to predict or estimate the three parameters that describe
the memory type behavior of this device, i.e., the bias-storage curve, the charg-
ing time for a given charge, and the discharge time for a given stored charge.
The bias-storage :;urve is simply the relationship between the voltage applied to
the MI2I l S device and the charge stored at the interface between the two insula-
tors. The latter quantity . we express as a flatbard voltage, that is, the applied
voltage necessary to cause the field at the semiconductor-insulator interface to
go to zero. This expression, derived in Eq. (D3.5) is
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FIG. 30 Schematic representation of device fabrication.
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r	 _ a
VFB = CT xo - Yl)/a2
where	 R	 is the stored charge in coulombs /cm2 ,	 e 2	 is the dielectric constant
of the top layer (I2), and	 xo -xl	 is the thickness of the top layer.	 VFB	 is
a convenient measure of the stored charge because it is approximately equal and
related to the voltage necessary to turn on a field effect transistor whose gate
is a MI 2I 1 S structure with stored charge	 cr
Now to predict the 	 Vappl	 vs	 VFB	 relationship we proceed as follows.
The condition for the equilibrium situation in the device is that the voltage be
applied for a long enough time for all displacement currents to vanish. 	 Initially,
when a voltage is applied,	 the continuity condition
dD2	dDl
t =
dt +j 2 	 dt	 +d l -j
3
3
is applicable.
	
However, when suffic;ent charge builds up at the interfz:,q
 between
I l	 and	 I2
1
dD2	 dDl
at = at — 0
and
E
{ , _ Jl _ j 2
If j flows in an insulating film, then the field in the film, E , must be given
by the J-E eiirve to the material.. Therefore, for my steady state current flow-
ing through both films, the existing fields in the films El and E2 may bo^-
determined from the J-E plots in Fig. 31. Va may therefore take sets of E l and
E2 for successively higher values of steady state current and from these sets con-
struct the V appl vs VFB relationship. For a given set El, E2 the accumulated
charge is
e 
2 
E 2 - e I E l = a
from which VFB = (T(xo - x l )/e2 . The Vapp l corresponding to this set is just
Vappl = E2 `'< - xl + E
)	 1x
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FIG. 31 Experimental. J-E curves.
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These calculations can i;e made for successive sets of E l and E2 until the
complete Vappl vs VFB plot is constructed.
In Fig. 32 we show the calculated and experimental bias-storage curves
for the combined layers, and :n Fig. 33 we show the experimental curves for the
individual layers. A few words of explanation are in order for these graphs.
First, the positive bias and negative bias curves were taken on separate capaci-
tors for all three configurat i ons (MI1S, M1 2S, K12I lS). and since there were
variations in the initial C-V offset voltage there is a slight discontinuity at
the V =0 line. First, consider the effect on VFB of a positive bias. Both
single layer samples (Fig. 33) exhibit a negative charge storage (positive VFB)
not considerably different from that of the composite layer (Fig. 32). Some
storage effects in single layers of silicon nitride are to be expected because
there is an observable gradation of zertain nitride properties near the inter-
face: in particular, the etch rate increases, implying the possibility of a sili-
con-rich nitride layer with a higher ccnductance than that of the remaining film.
However, for a positive Vappl the combination film (Fig. 32) does not skow sig-
nificantly more storage than the ?ndividual layers. At present this phenomenon
is still unexplained. For a negative applied bias, however, there is a pronounced
difference between the combined layer and the single layers, indicating charge
storage at the interface between Il and I2 . (The calculated curve showing this
charge is also shown in Fig. 32.) This was determined as previously described and
then corrected by adding '. o the combined layer, the VFB that had been determined
experimentally for the layer Il , using the appropriate El . The agreement with
the experimental curve is fair, considering the approximations and assumptions that
were made. The fact that the J-E curves were taken with a positive bias and the
charge storage measurements were made with a negative bias may lead to some dis-
crepancy, since we are neglecting the space charge effects mentioned earlier and
also since there could be inte rface injec ' ion effects that depend on polarity.
4. Test of Charge Location
Another experiment was perfo rmed independently to determine the location
of the stored charge in the double layer system. This work involved storing
charge i n the system by applicatio p of a large negative bias, thinning the sam-
ple in steps by etching, and then measuring the C-V offset (VFB) after each step.
A control sample was also biased so that any decay effects with time could be
acco:.nted for. Figure 34 shows a plot of VFB measured vs the total thickness
°o of the dielectric. It is evident that a distinct change in slope occurs at
a distance from the silicon that is equal to the thickness of the layer I l .
This change in slope indicates that the charge stored at the I1-I2 interface
was localized, and therefore could be removed in one etching step. Thus, the
assumed distribution has, at most, a width of the thickness of this step, or
about 200 A. This justifies the simple delta function distribution of stored
charge used in the development of the theory. Assuming a charge density T at
the interface of I l and I2 and a charge density of cr ss at I l and the sili-
con, the relations between VFB and xo and xl are given by
JFB = \xo - xl )/e2 ass`e 2x1 + e I (xo - x l )]^e 1 e2	x  >X 1
Eg
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and
VFB = TssAo/sl	 x  < x1
The slope h92 is th, differential dVFB/dxo of the first expression, the slope
1	 Ml that of the second. In terms of the slopes M I and M9 , the ratio of the
stored charges becomes
M2e9 - M1el	 M2 - M1
-	 AS	 = 5
Tss	 111 e 1 	 M1
Approximately the same estimate is obtained from the storage-bias curves.
5. Test of Write-In Time
It is appropriate now to discuss the subject of charging and discharging
times. It is in this area that the essence of the memory behavior requirements
must be met, i.e., a rapid charge time and a slow discharge time.
These requirements are met by using materials with appropriately nonlinear
J-E characteristics such as displayed in Fig. 31. We can estimate the charging
time as follows.
First, we assume that there is negligible series resisthnce in the charg-
ing circuit, so that at the application of a voltage Vappl the external capaci-
tor plates are fully charged before internal charging begins. At t = 0 , no
charge has accumulated at. the iriLe face so that the initial fields E li and Eli
are given by the conditions
C2E2i - e
1E l: = 0
and
E2ifxo - x 1 ^ + Eli Xi= Vappl
Solving for E li and Egi gives
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At =
j 2 - i1 ^xo - xl ) (j 2 - j l)
L^	
e2AVFB
e 2 V appl
E li = (xo
 -- x l )e l + e2xl
	E 	 =	 e1Vappl
2 i
	(x  - x 1 )`1 + e2x1
For V. 1 =100 V , and using the appropriate parameters for the devices,
E li =5	 x 106 and E2i = 6.98 x 1Q . These values are shown in Fig. 31.
Immediately after t =0 , charge will begin to build up such that jl and
E l will decrease as given by the J-E curve for I1 , and J2 and E2 will
increase according to the J-E curve for I 2 . Finally, the two currents will
become equal so that j = j1:c.1f) = i2(E2f) . Now according to the equation of
continuity,
	
dD9 dD1	d-
dt - dt — dt = i t - j2
E
To calculate At as a function of stored charge increment, we must know over
what range E l i and Eli change to give AVFB . Then the appropriate j1
and j 2 may be estimated from the experimental J-E curves. We assume ^.E
and from this calculate a new E l , a new E2 , and therefore, a AVFB . Then
we repeat the process and calculate At as a function of AVFB from the last
expression. The results of such a calculation, along with experimental points,
are shown in Fig. 35. The initial V FB for this cur•re is 17.5 V. The agree-
ment is excellent.
6. Test of Charge Decay: Storage Time
Estimating the decay or discharge time presents somewhat more difficulty.
Immediately after the removal of the applied voltage Vappl , the fields E 1 and
Eo take on new values E ld and E2d , depending or! T and on the conductance
laws. :he instantaneous values of E ld and E 2 after the removal of VaPP1
and before discharge conduction starts are given by
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^_ t
1__(x -
 xl,
EId =_
e 2 x 1 + (x o
 - xllel
-1`;FBe2
	
le 9x 1 + (x o - x l }e 1
_	 ^x1 	 i'FB
e2x1/'x. - x1,1
E2d	 e x + i x - x !E	 e x +( x - x ale2 1
	
^ 0	 1; 1	 2 1	 0	 1	 1
The values have been calculated from the c due to an applied voltage of 100 V,
and are shown in Fig. 31 (E l is negative, but it is plotted on Fig. 31, and it
is assumed that the J-E curves are symmetrical). The stored charge effec-
tively will now be shared by two capacitors in parallel, with the charges on one
capacitor given by e lE ld and on the other by e2E9 d . They will dissipate via
currents j l and J 2 , nrhich are, of course, interdependent. With these instan-
taneous fields established after the removal of Vappl , the ins,antaneous cur-
rents are j l (Eld ) and J2(E2d ) . A rough estimate of the time to reduce VFB
to VFB/2 is given by
At = 
e lE ld'? V 80 min.
jl^El^
Since jl(El) >> j2(E2 ) , this will be the controlling mechanism. This calcula-
tion, of course, assumes a charge removal only by conduction processes.
The experimental discharge curve is given in Fig. 36, covering a range
up to 30 minutes. In this time period, VFB loses about one third of its value,
agreeing qualitatively with predictions that the charge across 11 decays to half
its value in 80 minutes.
7. Test of Static Characteristics
In the description of the static characteristics of the M1 2 I I S memory
capacitor, an expression for the ratio of applied volta ge Vap and flatband
voltage VFB was derived. This ratio took the form (Eq. (D3.91)
VFB	 Ce2E2/elEl - 1
Vappl	 `e2E2/elEl/ + ['2'1"'1('o - xll^
when e2Fq/c l E l =1 , i.e., no charge is stored, then VFB =0 ; and as
e 2E9 /e l E, - x	 i.e., a large amount of charge is stored, VFBAVappl	 1 . `Thus,I.
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in this approximation, the storage-bias gelation has a slope that is approach-
ing unity and becomes increasingly independent of the device dimensions.
A device with a highly conducting silicon nitride layer next to the
silicon (? l ) and a less conducting layer of oxynitride on top (I-)) was fabri-
cated with the initial dimensions Shown in Fig. 37. The VFB vs Vappl rela-
tion is plotted for several thicknesses of I 2 obLained by step etchin g . The
curves show a linear relation, with the slope close to unity and independent of
the device dimensions. The storage-bias relation was also obtained for another
h1I2IIS device in which the I2 layer was pyrolytic silicon dioxide instead of
oxynitride, as in the previous device. This sample also indicates that the
approximation gives a good description of the device performance.
At this point the explanation for the saturation of VFB with increas-
ing VGppl is not clear. Also, the curves shown indicate the storage-bias rela-
tion for a negative applied voltage only. In the positive polarity, the VFB vs
Vappl relation is not linear, indicating that refinements are required for this
simple approach.
8. Summary
In this section we have tested the major postulates and assumptions of
the memory device theory proposed in preceding sections. We have found that
experimentally determined J vs E characteristics could be used to predict
switching characteristics, write-in times and the leakage of stored charges to
a large degree. This confirms the major postulates. In addition, the assump-
tion of a delta function charge distribution at the I2-Il interface was experi-
mentally justified.
F. EQUIVALENT CIRCUIT AND ITS APPLICATION
1. Introduction
The charge storage occurring in the present memory device is the result.
of nonlinear, unequal charge flows through a two-dielectric gate structure. This
charge accumulates at the interface between the two dielectrics. The amount of
charge, its accumulation rate, and its persistence can be determined by a detailed
knowledge of the current density vs field relations for each dielectric.
Using this physical description of the device structure and behavior it
is possible to derive an electrical equivalent circuit that can provide an alter-
nate view of the device and yield dynamic information on the charging character-
istics.
In tnis section such an equivalent circuit and the pertinent charging
equations based on this circuit are developed_ The solution of the charging
equations involved the design and implementation of an analog computer, which
is also described.
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2. An Equivalent Circuit of the MI 2I 1 S Capacitor with Charge Storage
The physical structure of an MI 2IlS capacitor is shown in Fig. 38. The
unique feature of this structure is that the rates of charge flow through these
insulators are not egval. With an external bias it is therefoie possible to
acc%mulate excess charge at the interface between the two insulators.
This charging process may be represented by the equivalent electrical
circuit shown in Fig. 39. The capacitors C 1 and C2 represent those of the
first and second insulators, respectively. The different rates of charge flow
through insulators it and I2 are repres nted by the current generators it
and i 2 , respectively. It is also evident that several additional elements
have been included in this generalized equivalent circuit. The capacitor CSC
is the space charge capacitance associated with a depletion layer in the semi-
:
	
	 conductor. The resistor R has been added in series with the M1 2 , 1 S capacitor
so that the net charging current i can be observed via a probe with an input
capacitance of Co .
In the present form, the charging terms it and i2 cannot be sepa-
rated. It is necessary to construct a device in which only one o f the charg-
ing terms is dominant, e.g., i t . The nonlinear capacitor CSC may also be
eliminated by charging the device so that the semiconductor surface is accumu-
lated and thus behaves as a metal plate. If these two conditions are achieved
--	
then the er.aivalent circuit shown in Fig. 40 is applicable.
In this form it is possible to solve for i t and vl as functions of
time in terms of the measurable node voltage v 	 The circuit equation is as
follows:
C 
I 
C 
2
let CI=C1+C2
Then; for t > 0 ,
C i dt LV^+ C j i l dt - v^ = R + C o dt1	 -
From this equation i t may be found to be
	
C	 dV
	
i 1 - C11-(l  + Co) dt + RC	 d ^^	 (F2. 1 J
	I 	 I
a f
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The voltage across insulator I l is
	
v l 
= C1 i , idt - ^l J^ i ldt	 (F2.2)
In terms of the circuit elements and the measurable parameter v , this becomes,
C	 C
v l = - ^(1
 - l vdt - ^1 + —° - °)
v + VaPPl	
(F2.3)
CI	 1	 CI	 1'
The capacitances Cl and C2 may be determined from the device geometry. All
that is necessary to display the charging current and voltage is an analog com-
puter that will perform the indicated mathematical operations.
3. An Analog Solution for Transient Current i1
A system using wideband operational amplifiers was designed that would
solve the differential equations for it and vi and display them visually on
a CRT. This system is shown in Fig. 41.
A generalized operational amplifier arram-iement is shown in Fig. 42.
The output voltage Vo is related to both inputs Vl and V2 by the equation
Vo = 
-V2 Zf + V 1 Z ^q Z ^1 i- Z f ^	 (F3.1)2	 1	 g	 2
provided the open loop gain of amplifier A is very large.
The following discussian will outline the functions performed by each
amplifier i n the analog solution shown in Fig. 41. The first amplifier it the
diagram is an input stage that senses the voltage v in the test circuit of
Fig. 40. The input impedance of this stage is 33 W.1 in parallel with u pF.
Therefore, the inp ut resistance presents -, negligible load on the test circuit,
but the input capacitance is comparable to that of the device. This capacitance
is included in the test circuit as Co . The output of the first stage is
R,,
v  = ^1 + R`)v	 (F3.2)
1•
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Resistors R2 and R) may be chosen so as to amplify the signal. This may be
desirable, since the remaining operations to be performed will then be immune to
Poise
The response of the circuit that is generating i t
 is given by the
expression
vc = - R§ (1 + R21 vdt + R
	
(l + R2\ +	 Va 1	 (F3.3)
S	 i	 8 3
	
1	 i	 pp
The form of Eq. (F3.3) is equivalent to that of v l . Again, as for the expres-
sion for -il , these coefficients may be adjusted to give any multiple of v l .
This analog computer has been assembled with elements that generate
-200 i i and 2vl . The voltage Vappl is supplied by a function generator
that controls the response time.
4. Device Transient Measurements and Model Correlation
If the device is pulsed with a continuous chain of pulses with the same
polarity, tnen a steady-state situation is reached where the interface between
Il and I2 can no longer accept charge. When this condition has been estab-
lished, the current generator i t becomes inoperative, i.e., it =0 . For this
special case the electrical equivalent may be represented as shown in Fig. 43.
For the case where i t is operative, the solution for it as a func-
tion of the measurable voltage vD is
C dv	 v	 dV
i I
 = C1 (1+ 	 _a
 dtD + RC -  	
(F4.1)
J
where
C 
I 
C 2
CI	 C I + C9
When i t is no longer operative, Eq. (F4.1) reduces to
	
dV a I	
(	
Co dvD	vD
	
dppl	 C1 + 2 dt + RC	
(F4.2)
I	 I
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In order to minimize the uncertainties in the response of this device, the
applied voltage pulse train consisted of well defined truncated ramp functions
and the output capacitance was deliberately increased by 100 pF. The solution
for vp with a ramp excitation is
_	 t
R(C +C )
v  = KP.C I 1 - e
	 ° I	 (F4.3)
where
K is the scope of the ramp excitation
K = -0.33 x 106 V /sec
R = 100 ohms
The measured response is shown in Fig. 44. The response shown in this figure
can be represented by the equation
t
V  = -0.28 1 - e 13.6 x106	 (F4.4)
Since R and K are relatively well known it is then possible to determine CI
and Co using Eqs. (F4.3) and (F4.4).
CI = - 0.28 = 8.5 x 10-12 F
6
Co = 13.6 R 10 -
- 	 CI = 127.5 x 10
-1 ^ F
	 (F4.5)
The value calculated for CI corresponds identically to that measured using a
capacitance bridge. The value for Co is higher than the external 100 pF,
since it also includes probe capacitance and additional in f.erface capacitance
from external circuitry. The primary reason for thi's calculation is that it
establishes the fixed parameters in the model.
By resetting the device with a pe;itive ^ulse before the application of
the negative ramp, it is then possible to ohserve the effect it has on the
measured response v 6 . This is shown in Fig. 45. By approximating this response
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by two linear equations it is possible to calculate iI and then to compare it
with the analog computer solution. Fur t e 24 u,sec , v D may be approximated
by
vD A-4 -1.13 x 10+4	(F4.6)
and for t >24 u,sec , .
vD - -0.27 V	 (F4.7)
Using these approximations for v D , i I may be calculated using Eq. (F4.1).
i I -v 3.06 x 10-6 - 0.266t
	
t < 24 .sec	 (F4.6)
i I ^v
 -0.26 x 10-6
	
t > 24 u,see	 (F4.9)
A plot of these results is shown in Fig. 46. The ii(t) , as calculated by the
analog computer is also shown in this figure. There is a discrepancy between
the two curves for t >24 µsec . This could be due to the effect of the approxi-
mation made for the mathematical description of v D and the inexactness of the
equivalent components used in the analog computer. In addition, the il(t)
response from the analog computer was quite noisy.
The analog computer calculation for i l (t) has involved in equation
that contains the time derivative of the transient response vD (t) . When oper-
ating in this mode, an operational amplifier is very sensitive to noise. Such
noise was quite evident in the analog computer responses observed during the gen-
eration of i l (t) . Therefore, it can be assumed that some inforriation has been
lost in this analog calculation.
In order to minimize the introduction of noise, all time derivatives
should be eliminated from the functions to be performed by the analog computer.
In order to accomplish this, il(t) must be integrated. This yields a solution
for Q I (t) , which should be as informative as i l (t) .
5. The Application of an Analog Computer for the Determination of Charge
Centers in the Gate Structure of the Memory Device
Central to the following work is the assumption that the :stored Charge
within the gate structure could be localized in two distinct regions. This is
shown in Fig. 47. Here, I I represents a very thin insulating layer different
from that of either of the thicker insulators, I 2 and I 3
 .
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The following analysis will relate the charge, ^ l and s , stored
at the interfaces between these insulating layers . to data derived from analog
computer measurements and capacitance vs voltage measurements.
In Fig. 47 the insulating layers have been labeled I t , I 2 , and 1 3 ,
and the charges accumulating at their respective interfaces are denoted by rtC,
and crl . This leads to the electrical equivalent shown in Fig. 48.
This electrical equivalent also has loading parameters ( R and min)
	
and a source of excitation V	 included. Each layer is represented by an
equivalent capacitance and a Ch arge transfer mechanism (current generators).
The semiconductor space charge capacitance has not been include: since it was
possible to eliminate its effect by the proper interpretation of the test data.
From this circuit it is possible to arrive at a, functional relationship
between the current generators and the voltage v shown in Fig. 48.
i 3 	12	
1 
	 v	 C i n dv	 d1la PI
	
C3 + C2 + C I	 RCin + (1 + CI ) dt - dt	 (F5.1)
where,
C	 C +
 C9 CI	 1	 2	 3
If Eq. (F5.1) is integrated, the result is
LQGQ^	 ^Q	 I	 C.
	
1 _	 1
_	 1	 (	 ln\	 ,
	
C3 + (,2	 CI	 IRCin J vdt	 l 1+  /v - 1 apPl
(F5.2)
LQ	 CQ	 LQ
3 + ? 1 = f(v)
C3	 C2	 CI
The analog computer chat was constructed can generate Kf(v) , where K
is a predetermined multiplying constant. The circuit diagram of this analog com-
puter is shown in Fig. 49.
The information obtained from the output of this analog computer was com-
plemented by a simultaneous measurement of the flatband voltage change when puls-
ing between two aulse levels.
.A*
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I3	 S
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FIG. 47 Three layer model of memory device_
C 3 DI C2 0S C^
	
V
vat,	 1 3	 ;2	 jj	 R
	 in
FIG. 48 Electrical equivalent of three-layer device.
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AVFB = -LQ
S( C
 +	 j - 6QI (
C3 )
	
(F5.3)
	
\2	 3 
LQS and uQI are related to the charge generators by the equations
AS = LQ2 - AQl
(F5.4)
AQI = AQ3 - AQ2
Therefore, 
AVFB 
may be expressed by
	
AQ2
 AQ3 	 Q ( 1	 1
^r FB = -^ C2 + 73) + n 1 t\r,2 + C3
AQ1 AQ9 AQ3	AQ1
AVFB - -( C + C + C ) + C 	 (F5.5 )1	 2	 3 	 I
AQ
AVFB =-f(v) + C I
I
Ir_ order to substanLiate the above analysis devices were constructed in which
the three layers were deliberately varied to create several special conditions.
For each of these cases at least one layer could be classed as an almost perfect
insulator. T_.-: other words, charge floe- occurred through only part of the insu-
lator structure.
The pulsing sequence consisted of setting each device with a prescribed
number of -80 V pulses followed by three positive truncated ramps of varying mag-
nitude. A capacitance vs voltage trace was taken after the -80 V pulse sequence
and again after the positive pulse sequence. 1 % was then determined from these
two traces. NO was determined from an oscillog:aphic photograpt taken from the
output of the analog computer while the charging process was occurring during the
positive pulse sequence. A typical- analog computer response is shown in Fig. 50.
Nate that most of the charge transfer occurs during the first pulse, since the
respinses to the second and third pulses overlap each other and are essentially
zero. f(v) was measured at the position of maximum deviation, which occurred
at the end of the charging pulse.
CASE I - For this conjition layers I ) and 1 3 were combined into one 'ayer of
silicon nitride. The I l layer was formed by a low temperature oxidation.
Therefore, the thickness of this layer was estimated to be between 50 and
100 A. These constraints should yield Q2 
=Q3=  0 : provided no conduction
occurs through the nitride.
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FIG. 50 Typical output response of analog computer.
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The results of measurement., at three positive pulse levels are tabulated
below.
TABLE II
Eesults for a Case I Device
Pulse At'FB f(v) LQl x 1
(-80) ( +'-10) 9.7 0.67 8.7 x 10 11 50 A
(-80)(+40) 18.2 1.5 16.5 x 10-11 58 a
(-80)(+50) 26.6 2.75 24.6 x 10-11 72
The total device capacitance was measured to be CI =8.4 pF . From Eq.
(F5.5), -IQ 1 may be calculated.
'\Q 1 = CIS ^L"FB + f(v) '	 (F5.6)
The results of this calculation. are listed in Table I1.
From Eq. (F5.2) it was possible to calculate the exact region where the
charge is being stored. This is found by solving for C 1 . Since
Q2 = Q3 = 0 , Eq. (F5.2) yields
=Q1	 e1A
C1	 f(v)
	
xl
Then
x1 = e 1 A ( )	 (F5.7)
1
The results of this calculation are also shown in Table II for each pulse
level. For the calculation, e l
 has been assumed to be that for silicon
dioxide (Ke 1
 =4) . the area of the device is A =1.82 x 10 -4 cm2.
Therefore, it can be seen that the electrical model corresponds to the
physical model. Over a range of three charging levels a calculation of the
charge center has yielded values that are within 22 A of each other. It is
AK-
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possible to infer from these calculations that the center of charge is
tending to move away from the I 1 -I2 interface into the silicon nitride.
CASE II - Devices were fabricated in which I 3 was made nonconductive while
I 2
 and Il were supposedly both conductive. However, the results indi-
cated that I 2 was not as conductive as antici pated. Therefore, a short
duration pulse, as was used for these measurements, did not allow enough
time for any appreciable charge transfer to occur through this layer. In
order to accomplish charging through this layer one could make the I2
layer more conductive or extend the length of the charging pulse.
The results of the measurements on one of these devices are shown in
'fable III.
TABLE III
Results for a Case II Device
Pulse
`'AFB
_`(ti )Q1 GQ9 x1
(-80)(-50) 7.5 0.75 7.7 x 10-11 0 63 !^
(-8G)(+60)
(-80)(+70)
(-80)(+80)
15
23
28.7
1.5
2.5
3.75
15.3 x 10-11
23.7 x 10 11
30.1 x 10-11
0
0.3 x 10-11
1.7 x 10-11
63 4
65
67
For this case Eq. (F5.2) becomes
:^Q	 Q
2
C2	 Cl+ 1 = f(v)	 (F5.8)
and Eq. (F5.5) becomes
, I = CIj
_	
r
f(v) + AVFB __
	
(F5.9)
From Eq. (F5.9) ^Ql
 may be determined By using Eq. (Fi.5). 42 may be cal-
culated as
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	AQ2 	 r, 1
	 1
CuFB - - C + ^Q1LT +
	
2	 2	 3'
(F5.10)
` ( 1 + 1 
- 0VAQ2 - C21 6Q1\C2	C3^	 FBA
Here, Cn and C3 were determined from the material properties and the
device yLometry.
From Eq. (F5.8) xl may be determined:
C = 1^-rf(v) - ^2
	I W	 2-
(F5. 11)
'Q27
1`	 2	 -
The results of
constant, Kel
The locat;,
caily the same
at the I2-Il
this calculation are also shown in Table III. The dielectric
was chosen to be that of silicon dioxide.
)n of the center of charge at the- I l -I2 interface is practi-
for the four pulse levels. There is sine charge being stored
interface at relatively large pulse levels.
CASE III - For these devices the I 3 layer was made conductive while the I 2 and
I l layers were merged into one nonconductive layer of silicon dioxide. There-
fore, the charge was transfered into the dielectric from the metal plate. Now,
since GQl = AQ2 =0 , Eq. (F5.5) becomes
	
AVFB = -f(v)	 (F5.12)
and Eq. ('5.4) becomes
	AQI = `^Q3
	
(F5.13)
The expressions for f(v) and '^VFB are
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OQ
^VFB = - 3^	 (F.14)
3
f(v) = 4Q3c	 (F5.15)
3
The following.table includes the results of pulsing one of these devices
at three different levels.
TABLE IV
Results for a Case III Device
Pulse
AVFB
f(v)
(-60)(+30) 0 0
(-60)(+40) -2 2
(-60)(+50) -6.7 6.75
As can be seen from Eq.(F5.12) all that is achieved from these two measure-
ments is an identity relation. It is not possible to solve for the charge
transferred, AQ3 , without assuming a value for C3 . This is equivalent to
assuming a location for the charge center, which is what the measurements
were, by themselves, attempting to achieve. However, it is possible to make
several observations from the results of these measurements.
(1) Since aFB does, in fact, equal -f(v) , then the original assump-
tion of no charge flow through the insulator adjacent to silicon is
valid. If any charge were being transfered through this layer, it
would be calculable from Eq. ;F5.5) expressed in the form
LQ l = CILAVFB + f(v)]	 (F5.16)
(2) Because of the correspondence between f(v) and -AVFB , the ana-
log computer has proved to be a practical and accura t e tool for the
simulation of the charging processes occurring in this unique device.
6. Summary
The physical acvice model described in previous sections has been trans-
lated into its electrical circuit analog. The initial purpose for doing this was
to provide an analog solution for the second order differential equation governing
o
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the transient current conditions. In practice it was found that, while this was
possible, the output was very noisy iue to the final differentiation performed.
An analog circuit to study stored charge vs time (as against the previous
current vs time) was therefore developed. The outcome of this work has been a
sensitive method for ascertaining the location of stored charge in the dielectric.
Indeed, it was found that charges stored at the two interfaces in a three-layer
structure could be discriminated. Thus, this approach will be a useful tool in
the future study of charge distributions in the dielectric.
G. MEMORY DEVICE FABRICATION
1. Introduction
In this section, an approach to the control of the fabrication of memory
devices will be described. Historically, the first devices that exhibited good
memory effects were MNS transistors that had been formed after the gate surfaces
were cleaned particularly well and the silicon nitride deposited had been particu-
larly well controlled in its oxygen content. As indicated before, early experi-
ments pointed to the fact that a thin oxide laver was an important part of the
structure. The absence of oxygen in the nitride near the silicon also had a
strong effect (Fig. 22). Later experiments (Fig. 37) indicated that the thick-
ness of the first layer need not be small, and that the materials of the first
layer need not be oxide.
Nevertheless, it was decided to investigate the potentialities of the
thin-oxide/'oxide-free-nitride combination first. There were really three rea-
sons for it. One was the fact that much operational experience had been accumu-
lated with this structure, so that it was easier to proceed to refinements from
there. Another was the fact that the sign of the accumulated charge indicated
that the thin oxide layer was more conductive than the outside layer and that
the conduction mechanism was by tunneling. Since the theoretical form of the
J vs E curve for tunneling is more nonlinear than other conduction laws, it
promised a larger write-in vs storage time ratio. Finally, storage of the charges
nearer the silicon interface would re-,.ult in a greater proportional effect of th'-
charges on the induced threshold voltage. The major disadvantage, realized from
the . inception of this work, was the fact that oxide thicknesses in the range from
10 A to 100 A were hard to control. In addition, small absolute variations in
thickness could be expected to have major effects on the conduction properties of
the layer.
The series of experiments that will be described concentrates on the process
to form that firs'. layer, rive different approaches were taken to form the thin
region adjacent to the silicon, followed by an oxygen-free nitride.
Unfortunately, this oxygen-free nitride has an etch rate of about 10 ti/min
under normal KPR processing conditions. In order to make such normal processing
at all possible, only 200 A of this nitride were deposited over the specially
0
formed thin oxide layer. On top of this, 800 A of oxynitride that had an etch
rate of 200 Ajmin were deposited in order to permit reasonably high operating volt-
ages. Thus, the test device had really a three-layer structure. The conductivities
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of the layers were ranked according to their distance from the silicon surface.
Thus, the interface nearest the silicon would collect charges first, and these
charges would be most effective. For longer applied pulses, some charge of equal
sign to that at the first interface would be collected at the other interface.
This defect in esthetics was felt to be unimportant compared to the ease of
processing that the three-layer approach facilitated.
2. Test Procedure
Since it was considered too difficult to study the process variations by
simple objective tests, it was decided to use the transistor as the test struc-
ture. The evaluation procedure of these transistors will now be described.
The transistors used had IGFET characteristics as described in Fig. 7.
The experimental variations of the gate dielectric were not expected to affect
such characteristics as junction breakdown voltage and transconductance to a
material degree, so that these data were only taken for the record. It was the
memory switching characteristics that were investigated. These were obtained
with the help of a special measuring setup. It consisted of a pulse source that
permitted single pulses of both polarities, with amplitudes from 0 to 100 V, to
be placed across the gate of the transistor under test. A meter indicated the
variable voltage applied in commor to gate and drain when 10 uA flowed from the
source to the drain of the IGFET. The switching characteristics of each tran-
sistor were determined by placing a 10 msec pulse across the transistor ana
moasuring the threshold voltage of the transistor, and then placing the 10 msec
pulse of opposite polarity across it and measuring the threshold voltage r--alt-
ing from that pulse. The results were recorded directly on a plot of applied
voltage vs induced threshold voltage, shown in Fig. 51. The applied voltages
ranged generally from ±10 to ±50 or ±100 V. Since only the magnitude of the
applied voltage was recorded regardless of polarity a Y-shaped plot was obtained.
For a shorthand description of switching behavior, the applied voltage at the node
of the Y was used as an index called Vmin , and the voltages +(I'min +10 V)
and 
-Umin +10 V) were taken as the index of the amount of switching. In the
following subsections, the averages of several fully mounted and bonded tran-
sistor; will be reported as representative for each slice. The effect of proc-
essing steps on write-in time was left to a later stage in the investigation.
This decision was taken because equipment capable of measuring this parameter
simply and rapidly had not been designed. The transistors, however, are avail-
able for this measurement as soon as it is decided upon.
The storage behavior of the transistors was tested by setting their
threshold voltages with either a positive or a negative pulse of 60 V and 10 insec,
reading the threshold voltages immediately after the setting, and then recording
it again after a week. Since more extended data (see Fig. 21) indicate a
A ll vs log t relationship, the results have been put on a comparative basis by
calculating the time necessary to lose four of the last five induced volts above
the "natural" threshold voltage. A linear extrapolation of these data is also
quoted in the following experiments. Thus extreme i,,)per and lower limits of
storage can be deduced from these run-of-the-mill transistors.
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3. Water Oxidation
The purpose of this experimental series was the formatior of a reprodu-
cible thickness of oxide by boiling water. The method has been used before by
Moll, Meyer and Bartelink (Phys. Rev. Letters 7, 87 (1961)). They found that
they could reproducibly remove silicon at. the rate of 34 A per boil. This can
be recalculated to result in a 71±4 1 oxide layer thickness, depending on the
maximum and minimum density of silicon dioxide assumed. In effect, the thick-
ness will be near 75 A after boiling, and near 67 A after the heating involved
in the deposition of the silicon nitride layers.
The attractive feature of the approach is its self-lining nature: once
the maximum oxide thickness has been formed, no further increase in thickness
will occur. Second, it is a natural sequel to the final quench used after etch-
ing the silicon surface clean. Finally, the noiling condition imposes its own
temperature control.
In the e^cperimental tests, the p-diffused source and drain region were
formed with the help of s--licon nitride diffusion masks. Then the gate region
was etched bare with buffered HF. After removal of the photoresist, the slice
was briefly dipped in dilute buffered HF, quen^hed with deionized water, and
then boiled for 15 minutes in a clean beaker containing fresh deionized water.
The slice was then dried and transferred immediately to t he RF heated cold wall
reactor for the deposition of the two silicon nitride layers. The following
table summarizes the memory data obtained:
Slice No.
Vmin +(V	 +10 V) -(V	 +10 V)
Extrapolated
Storage Time
Linear Logarithmic
min min
M13 45 -3 -13
M14
M16
43
30
ci
-15
-18
{	 -23 130 days 102 years
These data exhibit a certain element of nonuniformity. In addition, it was found
that this approach resulted in a high "natural" threshold voltage due to either
some sodium contamination from the water or the beaker, or due to high surface
state density, perhaps originating from the hydrogen atoms introduced by the water.
4. Thermal Oxidation at 9000C
The purpose of this approach was the formation of a reproducible thick-
ness of oxide at 9000C. The oxidation chamber was the RF heated c-ld wall reac-
tor used for silicon nitride deposition. Since 10030 oxygen causes rapid oxida-
tion at 9000C, a slower oxidant was needed to permit a limitation of the oxide
thickness to a value of 50 A. This reduction in oxidation rate wa- achieved by
using 13o N20 in argon as the oxidant. In preliminary experiments it was found
that 5 minutes of exposure to I% N20 would result in the formation of roughly
50 A of silicon dioxide at 900oC.
.
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In order to eliminate the first thin oxide formed on the silicon by
quenching in water and air oxidation, the bare gates of the transistors were
briefly etched in halogen hydride before the oxidation was started. The fol-
lowing memory data are representative:
Slice No.
Vmin ±(V	 +10 V) -(V	 +10 V)
Extrapolated
Storage Time
Linear Logarithmic
min min
J-113-2 53
-3 '-	 8.5
D-125-B 50 -1 -13
D-	 --B143 41 - 3 -	 11 I 	 _.._1o,,	 Gaya	 l 0=	 r1	 yea s
	 l
The results of these runs appear reasonably reproducible.
5. Thermal Oxidation at 7500C
The purpose of this experimental series was to forn the oxide layer at
a lower temperat;ire. The reactor was a hot wall furnace that had been equipped
for the deposition ?of silicon nitride. Preliminary experiments established that
it required 30 minutes at 750 0C for form 50 A of oxide in 100 0 2 . In this
furnace halogen etching could not be performed *
 so that the oxide N.as grown in
addition to the initial thin oxide layer formed after HF etching.
The results of this series are indicated in the following table.
Slice No.
Vmin +(V	 +10 V) -(V	 +10 V)
Extrapolated
Storage Time
Linear Logarithmic
min min
L16-2 26 --8 -14
L18-1 45 +2 -13
1,18-2 33 -2 -10
L21-1 45 -6 -13 120 days 102 years
The reproducibility of this series is poor. It is probably associated with the
lack of reproducibility in the formation of the spontaneous oxide layer.
6. The Use of Pyrolytic Oxide
In this experimental series, the effect of a silicon oxide layer forr.ei
by the pyrolysis of silane and nitrous oxide on the memory characteristics was
93
.	 r
investigated. Preliminary experiments showed that at 750 0C, 1 °0' N20 in argon and
1% SiN in argon would result in a growth rate of 3600 A of oxide per hour. The
50 A of oxide required therefore only 50 seconds. Again, as in the previous
series, no surface treatments were made immediately before deposition. The results
of this series are given in the Following table.
Slice No.
Vmin
+(V	 +10 V)
i
_(V
	
*
V)
Extrapolated
Storage Time
Linear Logarithmic
m. 011
L6-1 45 -5 -7
L14-1 45 -10 -9
L16-1 40 -5 -9
L12-1 45 +4 -3
L12-2 45 -1.5 -5 30 days 30 days
i	 1
It is clear that these data show the worst results of the slices so far. The
amount of shift and even the polarity of the shift are unpredictable. On top
of that, the storage life is significantly lower than that of preceding runs.
7. Silicon Oxynitride Interface
The experiments described in Fig. 22 had indicated that oxynitride in
contact with a thin layer of oxide wuuld not permit any shifts. It was sur-
mised that perhaps both materials combined to act, at least electrically,oas
onelayer under the conditions of t`:e experiments. For this reason, 1 50 A layer
of oxynitride was deposited over a freshly cleaned silicon surface in the hot wall
furnace at 7501C. The deposition rates of all nitrides were 60 Aimin. The final
structure had a 50 A oxynitride, 2i.0 y pure nitride, and 800 A oxynitride gate.
Slice No.
Vmin +(V	 +10 V) -(V	 +10 V)
Extrapolated
Storage Time
Linear Logarithmic
min min
L22-1 45 -7 -2i
L22-2 45 -7 -2
L23-1 45 0 +5
L23-2 45 0 +7 100 days 10 2 years
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The main feature of this series is the reverse polarity shift observed,
indicating that this oxyaitride layer is acting as a bulk conductor rather than
as a tunneling barrier. The results are the best obtained in the hat wall fur-
nace. The storage life is comparable to that observed in all the other cases,
except for the poor last onr.
8. Summary
The first conclusion of this experimental series is that the treatment
of the silicon-insulator interface is indeed an important aspect of the proc-
essing for the memory device. However, a tighter control must be achieved, since
even within a series. a fairly large amount of variation existed. Surprisingly, in
four out of five Series the storage life was essentially the same and incidentally,
quite high. A soawi& t more tentative conclusion concerns the details of the
treatments. It ap pears !hat better control was achieved when something was done
deliberately to the "natural" or crater-grown oxide layer. This is exemplified by
boiling water treatment. where the water-grown laver was brought reproducibl y to
the same thickness. This is done also for the 90fP C cold wall thermal oxidation,
where the initial oxide was removed by halogen hydride etching. Fir_ally, the last
series points in the sam.- direction, since here the effect of this layer was oblit-
erated by its combination with the silicon oxynitride layer.
H. "STUDEW-001," AN ADAPTIVE CIRCUIT USING THE MNS-l'TT
1. Introduction
An elect.onic device, "Student-001," has recentl y been constructed at
SRRC to demonstrate the use of MS-ETT's in circuits which appear to learn from
experience. upon being stimulated by the flipping of,a switch, the device responds
by lighting or not lighting a lamp. The device is then rewarded or punished
(through stvitches) in order to encourage or discourage its most recent response.
Although no systematic experiments have been performed, several users of
the devices have been convinced that Student-001 learns, statistically speaking,
from its training. The object of this section is to provide a mathematical model
for the device and its immediate logical extersions whereby their behavior may be
predicted quantitatively and experiments may be Jesigned and further extensions
planned.
2. Theory of the Single-Light Student
A single-light Student's light is controlled by a variable threshold
transistor whose i:?put volta ge, v i
 , is randomly generated by a sampling cir-
cuit (activated by the "stimulate" switch) from a uniform distribution between
vil and viu . The light is turned on if the input voltage is exceeded by the
threshold voltage v t
 , that is, if vi < v t
 . The threshold voltage is altered
by the "reward" and "punish" switches in such a direction as to raise or lower
the probability o:' repeating the most recent response.
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p = Pri v i < v t r
r
= PrV
. i
s v i <v j (H2.1)
t	 it
p	
v iu - ail
(H2.2)
For instance, if th,- desired condition is "on", then an "on" response
will lead to "reward", which raises v t , say by an amount A+v t ; if the
response was "off", then the "punish" switch would likewise raise v t by
+v t . Conversely, if the desired condition is "off", then responses of "on"
and "off" will lead respectively to punishment and reward, both of which will
lower v t by an amount G -vt . The threshold voltage ranges between upper
and lower limits, v tu and tt l . These may be adjusted to lie outside, on,
or inside the corresponding input voltage limits; suppose for the present that
they coincide, that is, v tu = viu , and vt l = vil ; suppose also that
+v t = A -v t = ,^vt .
Let tte instantaneous state of the student be described by the probabil-
ity that at the next stimulus the ligh -L will go on, let the goal variable g be
defined by
g =0 if desired response is "off"
o = 1
	
..	 ..	 T.	 ..	 <<on,.
and let T = iLV	 Here v t is being quantized to m, discrete values. But
since
='vt
and by the assumption of the uniform Sistribution of v i over the interval
`vi11viu
Thus p also is being quantized into m intervals, each defining a state of
the Student.*
' continuous anal}'sis of student could certainly be carried out. The quan-
tization, however, is conienient for the sake of exposition, especiali} ir,
the multi-dimensional case
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A state diagram of a one-dimensional Student is shown in Fig. 52(a).
Figure 52(b) depicts the same Student, but with
vtu - v iu - ^v t 	(H2.3)
and
vtl = v il = -2_v
t 	(H2.9)
I t is clear that the state-diagram structure remains essentiall y the same. Only
the number of states and their labels are altered when the equality of voltage
limits is relaxed.
Another useful description of these processes is the transition matrix
shown belaw:
i-g	 g	 o	 0	 0
1-g	 o	 9	 0	 0
0	 1-g	 o	 9
^1 =	 0	 0	 1-g	 o
1	 0	 9
0	 0	 1-g	 g
Since all entries are non-negative, and the row sums are unit y , this matrix
describes a stochastic (or 1larkov) process. For g either 0 or I , the
process has an absorbing state (either the first or last), anal is connected
to this st;a e in the sense that it can be reached from an y other. These con-
ditions are sufficient to confirm mathematically the physical intuition that
if g is held fixed for a sufficiently long time iat most m trials), the
process will enter and remain in the intended stable or absorbing state. In
other words, the Student will learn in m or fewer lessons. Obviously, the
fastest learning occurs when m =1 .
3. Stochastic Training
The foregoing analysis has dealt with a perfect, or deterministic
trainer. It is also instructive to consider an Imperfect or stochastic
trainer who sometimes errs in his reward or punishment of the Student. The
simplest instance of such a trainer is one who errs with probability 1-q
independent of his history (and of the Student's state). In terms of the
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9	 9	 g
	
I	 = ^
	
m-I
_q	 p= o	 p= m
	
p- m ------ p= m
1- g 	 1 - g 	
(o)
9	 9	 9	 9
1-g	 P= 0	 P =0	 P=0	 P= m ----- p m	 p= m	 Q
	
g	 1-g	 I_9	 1-g
( b )
FIG. 52 (a) State diagram of one-dimensional student.
(b) Student of (a) with unequal input and
threshold voltage limits.
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above transition m p t.rix M , in training the light to go on the trainer at each
trial chooses g =1 with probability q .
It can be shown algebraically that for the purpose of this analysis this
is equivalent to substituting g= q in the transition matrix. Heuristically,
this is explained by sa ying that instead of flipping a biased coin to determine
which deterministic transition matrix is to apply to the Student, the trainer
lets the Student flip the coin and make the appropriate transition.
With g =q , it can be confirmed that the stationary distribution vec-
tor s of M , that is, the unir, ue state occupancy distribution s such that
sm = s
is given by
s = l 1
	
' (rm,rm-1,...,r,1)
	
r = i t	?	 (H2.5)
This means that after many trials the Student achieves a geometric state occu-
pancy distribution, whose maximum occurs in the last state (the desired one,
where the probability of lighting is fm = m/m =1), with a value there of
	
1 - r	 '1 _ q`"!	 (H2.6)
	
1 - 
rm+1	
r =
	
q
The probability, after many trials, of the Student responding correctly is found
by summing the correct response probabilities in all the states, weighted by the
state occupancy probabilities:
m	 m
_ ^	 _ S 	 r)rm-i
p	 — 
plsl	
m (1 - rm+I)
i=0	 i=0
m- (1+m)r+rm+I
m(1 - r)(1 - rm+I)
(H2.7)
If q >1, 	 then r <1 , and the probability p of correc t response approaches 1
as m grows large. This implies that by choosing the size of the threshold volt-
age increment sufficiently small, the Student will learn to give the correct
response with probability arbitrarily close to 1 after many trials, despite the
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imperfect trainer. (The trainer, however, may not be so imperfect as to train
incorrectly more often than not.) The formula given above for p can be used
to find the Student's ultimate probability of correct response for arbitrary
voltage quantization and trainer error rate.
4. Electrical Description of "Student"
The one-light Student, Fig. 53, comprises three sections. These are
the stimulus generator, the threshold storage and response unit, and the con-
ditioning unit. The stimulus generator consists of a free-running multi-vibra-
tor with a frequency of approximately 1 kNz whose output is clipped and used to
drive a series RC integrating circuit. The capacitor in the integrating circui•
is connected to the resistor through a double-throw switch marked "Stimulate".
When this switch is thrown, the voltage appearing across the capacitor is held
and transferred to the input of the threshold storage unit.
The threshold storage and response unit contains an SINS-VTT at its input.
This element stores the present learning threshold in its gate insulator region.
If the voltage transferred to its gate by the stimulus switch is more negative
than the stored threshold, the N1NS-VTT conducts and sets a flip-flop. The out-
put of the flip-flop drives a lamp which indicates conduction of the MNS-VTT when
it is illuminated. A second transfer contact on the "Stimulate" switch is used
to prevent the flip-flop from being set when the voltage-transfer capacitor is
not connected to the STNS-VTT gate. The flip-flop is reset by momentarily acti-
vating its resetting input by means of the "Reset" switch.
The conditioning unit contains logic elements which determine whether
to apply a positive or a negative pulse to the gate u` the SINS-VTT, based upon
whether an impulse is received from the "Reward" or "Punish" switches and upon
the state of the flip-flop. These pulses are shaped by single-shot multivi-
brators and used to drive the common-output, high-voltage pulse generators which
connect to the STNS-VTT gate circuit.
Power is supplied to Student by internal batteries and is controlled by
the two power switches on the front panel.
5. Summary
As an example of the adaptive use of the memory transistor, a "learning
machine" was constructed. This circuit utilizes the controllable threshold
voltage of the STNS-VTT to determine its electrical output. The setting of the
threshold voltage is influenced by "reward" and "punish" stimuli. The theory of
this circuit application has been developed. It is shown that learning can be
accomplished even by an imperfect trainer. The only requirement of the trainer
is that he make more correct decisions than incorrect decisions.
Two of these circuits have been built, of which one was delivered to
the NASA Electronics Research Center. Both of these circuits have proven them-
selves in many successful tests.
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SECTION IV
PROGRAM SUMMARY
This report is a record of the progress made in the performance,
fabrication, and understanding of the new nonvolatile semiconductor memory
element - the 11NS variable threshold transistor. The work had been sp,rked
by the observation of a seemingly undesirable "instabilit y". Measurements
confirmed that this "instability" was in fact a reproducible effect. Capaci-
tors and transistors incorporating this reproducible behavior promised poten-
tial new and unique application. It was at this point that the work reported
here Leas begun.
We have now established the theory of this new device. We know how
to fabricate it and have determined directior,s in which to refine the process-
ing.
The equivalent circuit of the device will permit i.2s more exact appli-
cation in various design problems. A body of me^,s , lremenis has been established
that delineates the range of capabili-ies of the new device. Conc.ircently,test
techniques and equipment that permit a definitive description of ?.e device have
been acquired. Ir the course of this work, apw-9rds of 100 memory transistors,
embodying at least six diffe-ent fabrication processes, have been delivered to
the NASA Electronic Research Center. Finally, an adaptive circuit application,
the "learning machine",v.- s built and delivered to NASA.
It is clear, in retrospect, that we have C—eloped an entirely new
class of devices of which the memory transistor is cr.ly a particular embodiment.
This new class depends on a thin film insulator as in electrically active part
of the device operation. In respor,e to the importance of the conductive proper-
t,	 ties of thin film insulators, in,;reasingly exact work in the measurement and
formation of these electrically active thin film insulators is required and is
planned in the future.
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SECTION V
RECOMMENDATIONS FOR FUTURE WORK
In the continuation of this program we propose to refine the
results obtained from the prev ;.ous work on the memory device. We will in-
vestigate in greater detail the physics of the device, with the purpose of
utilizing our improved understanding in the design. of devices that have
better electrical performance and a wider range of applications. Tile study
will be strongly supported by experimental work to substaetiate this improve-
ment. These experimental results will also lay the groundwork for the continu-
ing betterment of device reproducibility. Finally, the feasibility of using
the devices as a memory for signals other than electrical pulses will be
evaluated.
Specifically, we will study the effect of the composition of
silicon nitride on its conduction properties, and we will establish the
riocess refinements that will result in the most reproducible properties.
We will investigate theoretically and experimentally the effect of interfaces
occurring in the double-layer memory structure on the operation of the device.
k'e will study the spatial distribution of charges on the dielectric of the
memory structure in order to minimize power dissipation antA increase storage
time.
Finally* we will study the effect of infrared, visible, and
ultrav4olet light on charge movement in the dielectric of the memory device.
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APPENDIX A
TRANSIENT CONDITIONS
APPENDIX A
TRANSIENT CONDITIONS
We will start by recalling that the charge density accumulated at the
insulator-insulator boundary is assumed to be distributed over such a small dis-
tance that it can be considered a delta function dis'^ribution. As the charge
accumulates, then, is does not vary with respect to distance, but only wita
respect to time. We can therefore write
R = S j ldt
	
(A1)
The most important condition duving the time that such a current jI
flows is that of current continuity across both regions 1 an al 2. This is
expressed by
dDl	
dD1)
dt ' j 1 = dt + d2
	 (A2)
who-	 , is the total current !lowing into and out of the MI211S capacitor
elc codes; uD I /dt and dL'2/dt are the displacement currents due to the
cht--ge build-up across regions 1 and 2, respectively; and jl and j2 are
the conduction currents flowing in regions 1 and 2.
In the exploration, of the current vs time relationships that follow,
the functional dependence jl vs E l
 will not be specified; the correct formu-
las can be inserted when they become known. The structure we will consider is
an 51I,) IlS capacitor with the silicon having n-tvpe conductivity. A resistor will
be placed in series with it. We will, for the present, assume that the ii:itial
flatband voltage of the capacitor is zero. When we apply a negative bias to tf..s
capacitor we have the added complication that a space charge region fora; in the
reverse-biased n-type substrate. We will s^art by allocating poteiitial drops
across the various parts of the circuit indicated in Fig. A-1, We can write
Vappl 
= V2 + IF + V SC + V 
	
03)
w`.,ere 1 1 =ElXl, V 2 =E-) (x o -xl) , and V R =IR= jAR , where A is the area of the
MI ,)I 1 S capacitor.
We will now derive V SC in terms of E l . D-vector con t inuity at the
silicon-insulator interface demands that:
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FIG. A-1 Potential drops across RC M1 I g circuit.
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(b) Thl- space charge region in the silicon obey Poisson's equation
dESC
 eND
dx	
eSi
where ND is the excess donor density in the silicon srbstrate.
(c) Integrating, we find
w	
eN
e	
D
	
E, =	 r N dx =	 w
SC	 `Si	 D	 eSi0
where vc is the width of the space charge region.
(d) Integrating again to obtain C SC , we obtai
W x eN
	 e\
	
C =	 6dx= Dw_
SC	
`Si	
2e Si
0 0
(e) Substituting (c) into (d) to eliminate w , we find
	
eND ESCE Si ' ` 	 ESC`Si
	
" SC 2€	 eN 1 - ^DSi	 D
E^e^
rfl Frog (a). 
S^SC	 ?s eN
Si D
To express j in terms of E 1 we will. make use of the continuity
condition, Eq. (A2). To express E2 in terms of E 1 we also make use of the
continuity equation
dE2 - j1 - .) 2	 e l dEl
dt	 e2	 e2 dt
i
A3
	i 1 - d 2 	 ^1dt	 E
'2	 lf	 e2	 e`
J
Now we can express everything in terms of E 1 , except that the dependence
of j•) = f(E ,)) results in the fairly cimbersome
I t
l	 J1 _ J^	
j
	
j .) = f -- E 1 +^	 dt
L e `	 `1111, £2
Going back to Eq. (:13) and expressing everything in terms of El , we find
J 1 - J2	
el,V	 -Ex
	 dt -	 E x -x
apf^I	 1 1 -	 e	 e, 1	 0	 1
( a w
dE l.
-	 le l 2 ..2
 -Si eXD j	 /d l	 ' 1 dt ! aft
I, :order to eliminate the integral sign, this equation can be differentiated
wi„h respect to time. This results in a nonlinear, inhomogenous equation
.f second order ir. E l , which up to no:; ccul-i not be solved.
The term containing E l ` is important onl y if the total transient
takes less than about 10 nsec in capacitors; in transistors even shorter
transients make it unimportant. -1nN longer time will permi t_ the formation
of an inversion laver at the semiconductor-insulator in*erface, with the
attendant partial disappearance of the carrier-free space char g e region.
For positive applied
are applicahie, except that an
insulator inter_ace instead of
(AW the term containing E12
applied voltage
voltage, the same steps leading to E(:. (au)
accumulation region forms at the silicon-
a space charge region. This means that in
is again zero. Therefore, for a pcsitive
J 1 - i ''	 `1 .
	
1 a 1 - ElxI	 - 
dt	 h-i	 lxo - xl
P p	 62	 •,
dE
±	 l ,
	
( j l	 -1 dt
:1-i
This equation presf ,its nearly the same difficulties as (a6), and has not
been solved to date.
We can, however, obtain information about the time dependence of
the total transient current j by realizing that it consists of a displace-
ment current that simply charges up the capacitor and a conduction current
that transfers charge into the insulator.
Let us assume first that the conduction current into the insulator
is very high for any given El , so that as the voltage builds up across the
MI 2I l S capacitor the condretion current into the insulator keeps pace, so
that, instantaneously, the temporary voltage across the capacitor Vappl
fulfilis the condition
1,.	 ..
app,	 D EB + imin
The final VFB will then be reac'.ed at once when the 111,_: I S capacitor has
been completely charged. Therefoif., the shortest time to build up VF.1 is
that iietf'rninea by the RC III 2I1 time constant.
For a positive bias, with no space charge region formed in the
silicon, the transient current simpl} follows the t=ivial
i = `R i erp ( - t;`RC)
	
(Af3 )
For a negative bias the space charge region complicates matters.
We can use Eq. 06), setting currents j l and j 2 equal tu zero. Then
dE
Va 1 = E 1 x l - sl (Xo - xlj + E,2°12j2ESiey,))- E1AR dt(a9)PP	 [	 e2 1
Clearl y , the variables can be separated to fora
r	 dEl 
	 t	
+ constant	 010)
1	 2 2	 eiA2
Vappl 
- 
E lxo
 - El
 3
A7
where
el
xo = x l - s2 ^x	 x0	 lj
-_
	 2eSi e\L)
1
;:hich can be converted into
dE 1 o -- = - tt
1	
1	
constant	 (all?
E ^ B-E	
E^
where
2	 2; ,B ` =-.x
.o
C	 a_ 	 .
x0
E = a ppI
A	 x'
0
This can be solved with a standard solution from a table of integrals
and from the condition that E l = 0 when t = 0 . The solution is
E = 1	 K(1 - 11 exp( - Kti RC)
	 1	 1:11??
1	 2E ^_ 1 - M exp( - Kt/110
Ao
where
K = (4EAB + 11)^
M = (1/K) In F(1 - K)/( I + K)?
From this equation, the build -up of other fields or voltages can b y derived.
dE1
The transient current is of course i = CIA dt , which results in
	
_ xo ( _ 1	 K^, + !N exp( - Ktt RC)	 2
R	 A 4B	 1-Hexp ( -Kt/RC)] -1	 013)
Let us assume now that the current density due to conduction in
the dielectri c is very low, so essentially all charge transfer occurred only
when the M1 2I lS capacitor was charged up long ago. In that case, the iR
drop .iue to the series resistor can be neglected, and we can write
Va 1 E IxI -(,I
C _2 r2 dt - alE 	 (xo -xI(14)
PP 	 e2
which can be differentiated with respect "o d;'dt and rearranged to form
x
a dE / j CE ) - j2 (El) = t! xz 1 x - E1' 	(A'15)
Elf	 1 L 1	 1	 J	 o	 1
for positive bias. For negative bias, similar manipulations result in
E
a	
r l 	 E e 2 'e eN x	 dE /j (E ) - j^ (E ) = t; 	 c 2x1 -^.
	
11	 Si Do	 1 C1 1	 1	 xo -x l	 1)
 L 	(Elf
	by setting the last term in Eq. 06) equal to zero.	 016)
Ai
AW .
When we apply these equations to a real 511-)1 1 S structure we have to
consider the presence of a charge already present, whi;,h can be expressed as
a flatband voltage 1'FB - If V FB is negative and Va l is negative, the
capacitor will behave as a simple Ml-)11S capacitor until
p
 El is zero; that
is, for a short time t" defined by
1 FB — V appl 1 - exp(t VRO
Then depletion sets in, and Eqs. (A6), (A9), or (Al2) apply, ; with Vappl in
those equations replaced by (laPPl-1rFB)•
If VFB is negative and Vapppl is positive, both fields add to E1
and we can replace V app I in Eqs. (Al	 (H8), and (All) by (Vappl+VFB). If
VFB is positive and lappl is negative, both fields againadd to form E 1 .
But since we started from a static condition, an inversion layer has already
formed that neutralized the field due to 1"FB	 Therefore, Eqs. (A6), (A8);
and (Al2) can be used without modifying V a ppl	 Finally, if 1'FB is positive
anu Vapol is positive, Eos. (A), (A8) and (All) can be used in replacing
V a pp l
 with (Vappl-VFB)-
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